EP7209
Abstract: CS53L32
Contextual Info: 6/2/00 Errata: EP7209 Rev D EP7209 Ultra Low Power Audio Decoder System-on-Chip DS453PP2, DEC ‘99 1) LRCLK Duty Cycle Description: LRCLK is not a 50% duty cycle clock, the actual duty cycle of LRCLK is 63/128% low and 65/128% high. Data is aligned with LRCLK.
|
Original
|
ep7209ds453pp2cs43l40cs43l42+3cs43l43cs53l32er453d1
|
PDF
|
CS53L32
Abstract: EP7212
Contextual Info: 9/13/00 Errata: EP7212 Rev D EP7212 High-Performance, Low Power System-on-Chip with LCD Controller and DAI DS474PP1, FEB ‘00 1) DRAM refresh Description: Under some circumstances, the bus can become saturated which will result in stalling the DRAM refresh signals. This causes data in the DRAM to become invalid. In order to get a refresh
|
Original
|
ep7212ds474pp1ep7209er474a3+1cs53l32
|
PDF
|