Virtex-4 XC4VLX60
Abstract: sdram controller CLK180 DS424 XC2VP20 XC3S1500 XC4VLX60 A01055 vhdl code for ddr sdram controller
Contextual Info: DS496 November 15, 2005 MCH OPB Double Data Rate DDR Synchronous DRAM (SDRAM) Controller Product Specification Introduction LogiCORE Facts The Xilinx Multi-CHannel (MCH) On-chip Peripheral Bus (OPB) Double Data Rate Synchronous DRAM (SDRAM) controller for Xilinx FPGAs provides a DDR SDRAM controller which connects to the OPB and multiple channel
|
Original
|
ds496ug081ds494ds424+9cr211535virtex-4 xc4vlx60sdram controllerclk180xc2vp20xc3s1500xc4vlx60a01055vhdl code for ddr sdram controller
|
PDF
|