ETS-300-421
Abstract: Convolutional convolutional interleaver 16QAM Reed-Solomon Decoder for DVB application smc96 6 PTCM 8PSK television internal parts block diagram SMC-960A
Contextual Info: SMC-960A Integrated Digital Encoder/Pulse-Shaper General Description Featur es The SMC-960A is an integrated PSK/QAM encoder/pulse-shaper with forward error correction FEC that is fully compliant with the European Digital Video Broadcasting Standard, ETS-300-421. It supports variable symbol rates and all 5 convolutional code
|
Original
|
smc-960aets-300-42116qam014-a0011+7convolutionalconvolutional interleaverreed-solomon decoder for dvb applicationsmc966 ptcm8psktelevision internal parts block diagram
|
PDF
|
interleaver
Abstract: 1/Detector/"Detector IC"/"CD"/nadler RT-1523 Reed Solomon encoder IC code for interleaver fec NSW702CD NSW702CE DR-120 frequency hopping tactical RT-1523C
Contextual Info: Part Number NSW702CE SINCGARS EDM FEC Encoder Module Data Sheet March 1999, v1.0 Target Applications: Features: Communications RT-1523C/D Compatible SINCGARS SIP Compliant v Provides FEC encoding compliant w/ SINCGARS enhanced data mode EDM v C Source Code
|
Original
|
nsw702cert-1523c/dnsw702cd12-bit+8interleaver1/detector/"detector ic"/"cd"/nadlerrt-1523reed solomon encoder iccode for interleaver fecdr-120frequency hopping tacticalrt-1523c
|
PDF
|
Implementation of convolutional encoder
Abstract: DN504 FEC Convolutional design for block interleaver deinterleaver DN504 Viterbi Trellis Decoder texas SWRA113 CC1101 CC1110 CC2500
Contextual Info: Design Note DN504 FEC Implementation By Robin Hoel Keywords • • • • • • 1 • • • • • • CC1100 CC1101 CC1110 CC1111 CC1150 CC2500 CC2510 CC2511 CC2550 FEC Viterbi Trellis Introduction This document gives an overview of the FEC implementation in the CC1100,
|
Original
|
dn504cc1100cc1101cc1110+12cc1111cc1150cc2500cc2510cc2511cc2550implementation of convolutional encoderdn504 fecconvolutionaldesign for block interleaver deinterleaverviterbi trellis decoder texasswra113
|
PDF
|
vhdl code for lte turbo decoder
Abstract: vhdl code for lte turbo turbo codes matlab code LTE turbo codes matlab simulation program CRC24A CRC matlab vogt x7 lte turbo encoder vhdl code CRC for lte vogt x9
Contextual Info: AN 505: 3GPP LTE Turbo Reference Design AN-505-2.0 January 2010 The Altera 3GPP LTE Turbo Reference Design demonstrates using Turbo codes for encoding with trellis termination support, and forward error correction FEC decoding with early termination support. The reference design is suitable for 3GPP
|
Original
|
an-505-2vhdl code for lte turbo decodervhdl code for lte turboturbo codes matlab code lte+7turbo codes matlab simulation programcrc24acrc matlabvogt x7lte turbo encodervhdl code crc for ltevogt x9
|
PDF
|
VOGT K3
Abstract: vogt k4
Contextual Info: 3GPP LTE Turbo Reference Design 3GPP LTE Turbo Reference Design AN-505-2.1 Application Note The Altera 3GPP LTE Turbo Reference Design demonstrates using Turbo codes for encoding with trellis termination support, and forward error correction FEC decoding with early termination support. The reference design is suitable for 3GPP
|
Original
|
an-505-2vogt k3vogt k4 |
PDF
|
turbo codes matlab simulation program
Abstract: umts turbo encoder vhdl code for turbo vhdl coding for error correction and detection algorithms vogt k1 turbo codes matlab code umts turbo encoder circuit vhdl coding for error correction and detection matlab code for turbo product code 3GPP turbo decoder log-map
Contextual Info: AN 526: 3GPP UMTS Turbo Reference Design AN-526-2.0 January 2010 The Altera 3GPP UMTS Turbo Reference Design demonstrates using Turbo codes for encoding with trellis termination support, and forward error correction FEC in a 3GPP universal mobile telecommunications system (UMTS) design suitable for
|
Original
|
an-526-2turbo codes matlab simulation programumts turbo encodervhdl code for turbo+7vhdl coding for error correction and detection algorithmsvogt k1turbo codes matlab codeumts turbo encoder circuitvhdl coding for error correction and detectionmatlab code for turbo product code3gpp turbo decoder log-map
|
PDF
|
interleaver
Abstract: "Single-Port RAM" design for convolutional interleaver deinterleaver Convolutional design for block interleaver deinterleaver block convolutional interleaving
Contextual Info: Interleaver/Deinterleaver MegaCore Function Solution Brief 42 June 1999, ver. 1 Target Applications: Digital communications systems, digital audio and video broadcast systems, and data storage and retrieval systems Family: APEXTM 20K & FLEX 10K Features
|
Original
|
interleaversingle-port ramdesign for convolutional interleaver deinterleaverconvolutional+2design for block interleaver deinterleaverblock convolutional interleaving
|
PDF
|
Convolutional
Abstract: BPSK DEMODULATORS satellite communication working Viterbi Decoder 1E10 inverter stand alone Reed Solomon Viterbi Decoder, QPSK
Contextual Info: FEC CODECS FEC CODECS: Reed Solomon and Viterbi Introduction TEMIC Matra MHS, with ESA support is currently working on a program which will result in the availability of specific encoders and decoders suitable for satellite wide band communications applications.
|
Original
|
convolutionalbpsk demodulatorssatellite communication workingviterbi decoder+41e10inverter stand alonereed solomonviterbi decoder, qpsk
|
PDF
|
Broadcom vdsl2
Abstract: scalable video coding mtbe network nightmare
Contextual Info: White Paper Delivering High-Quality Video in Your IPTV Deployment This white paper introduces Broadcom’s PhyR retransmission system. This innovation achieves the low residual BER required for the deployment of IPTV across the xDSL network, while also achieving higher rates and extended service reach at no extra cost. PhyR overcomes the limitations of the high bit error rates in the DSL standard, giving telecom service
|
Original
|
xdsl-wp101-rbroadcom vdsl2scalable video codingmtbe+1network nightmare
|
PDF
|
turbo encoder model simulink
Abstract: vhdl code for interleaver vhdl code for block interleaver design for block interleaver deinterleaver umts simulink matlab umts simulink block interleaver in modelsim timing interleaver turbo encoder circuit, VHDL code convolutional interleaver
Contextual Info: Symbol Interleaver/ Deinterleaver MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com Core Version: 1.3.0 Document Version: 1.3.0 rev. 1 Document Date: June 2002 Copyright Symbol Interleaver/Deinterleaver MegaCore Function User Guide
|
Original
|
turbo encoder model simulinkvhdl code for interleavervhdl code for block interleaverdesign for block interleaver deinterleaver+6umts simulink matlabumts simulinkblock interleaver in modelsimtiming interleaverturbo encoder circuit, vhdl codeconvolutional interleaver
|
PDF
|
Viterbi Decoder
Abstract: datasheet Reed-Solomon Decoder for DVB-S application TSS902E BPSK demodulator "LCK"
Contextual Info: TSS902E Viterbi and Reed–Solomon FEC Decoder 1. Description Digital communication channels are inherently noisy, making transmission error control essential for reliable communication at low transmit power. The TEMIC TSS902E is a single–chip Forward Error
|
Original
|
tss902escc9000viterbi decoderdatasheet reed-solomon decoder for dvb-s application+2bpsk demodulatorlck
|
PDF
|
Viterbi Decoder
Abstract: ERV10 RC5 decoder TSS902E Setting Soft-Decision Thresholds for Viterbi
Contextual Info: TSS902E Viterbi and Reed–Solomon FEC Decoder 1. Description Digital communication channels are inherently noisy, making transmission error control essential for reliable communication at low transmit power. The TSS902E is a single–chip Forward Error Correction decoder; it conforms to the MPEG–II transport layer protocol
|
Original
|
tss902escc9000viterbi decodererv10+2rc5 decodersetting soft-decision thresholds for viterbi
|
PDF
|
vhdl code for interleaver
Abstract: transistors BC 543 turbo encoder circuit, VHDL code FIR Filter verilog code interleaver by vhdl "Content Addressable Memory" digital FIR Filter verilog HDL code error correction code in vhdl vhdl for 8 point fft Interleaver-De-interleaver
Contextual Info: Symbol Interleaver/De-Interleaver MegaCore Function User Guide September 1999 Symbol Interleaver/De-Interleaver MegaCore Function User Guide, September 1999 A-UG-INTERLEAVER-01 ACCESS, Altera, AMPP, APEX, APEX 20K, Atlas, FLEX, FLEX 10K, FLEX 10KA, FLEX 10KE, FLEX 6000, FLEX 6000A, MAX, MAX+PLUS, MAX+PLUS II,
|
Original
|
-ug-interleaver-01vhdl code for interleavertransistors bc 543turbo encoder circuit, vhdl code+7fir filter verilog codeinterleaver by vhdlcontent addressable memorydigital fir filter verilog hdl codeerror correction code in vhdlvhdl for 8 point fftinterleaver-de-interleaver
|
PDF
|
vhdl code for interleaver
Abstract: vhdl code for block interleaver design for block interleaver deinterleaver RE35 umts turbo encoder vhdl code download REED SOLOMON convolutional interleaver Convolutional interleaver by vhdl interleaver time
Contextual Info: Symbol Interleaver/Deinterleaver MegaCore Function User Guide Version 1.2 August 2000 Symbol Interleaver/Deinterleaver MegaCore Function User Guide, August 2000 A-UG-INTERLEAVER-01.2 ACCESS, Altera, AMPP, APEX, APEX 20K, Atlas, FLEX, FLEX 10K, FLEX 10KA, FLEX 10KE, FLEX 6000, FLEX 6000A, MAX, MAX+PLUS,
|
Original
|
-ug-interleaver-01vhdl code for interleavervhdl code for block interleaverdesign for block interleaver deinterleaver+7re35umts turbo encodervhdl code download reed solomonconvolutional interleaverconvolutionalinterleaver by vhdlinterleaver time
|
PDF
|
|
|
AHA4540B-086PQC
Abstract: interleaver AHA4540 AHA4540B AHA4540B-086 64 QAM diagram
Contextual Info: comtech aha corporation PRODUCT BRIEF * AHA4540B 155 MBITS/SEC TURBO PRODUCT CODE ENCODER/DECODER The AHA4540 device is a single-chip Turbo Product Code TPC Forward Error Correction (FEC) Encoder/Decoder capable of 155 Mbit/sec (OC-3) data rates (up to 200 Mbit/sec channel rates).
|
Original
|
aha4540baha4540aha4540b-086pqcinterleaver+2aha4540b-08664 qam diagram
|
PDF
|
8 TO 64 DECODER
Abstract: 8 bit data encoder Encoder/Decoder Turbo Decoder 5 to 32 decoder telecommunications device data motorola turbo encoder circuit AHA4541 AHA4541A-PQC AHA4541A-PQI
Contextual Info: comtech aha corporation PRODUCT BRIEF* AHA4541 311 MBITS/SEC TURBO PRODUCT CODE ENCODER/DECODER The AHA4541 device is a single-chip Turbo Product Code TPC Forward Error Correction (FEC) Encoder/Decoder capable of 311 Mbit/sec data rates (up to 360 Mbit/sec channel rates). This
|
Original
|
aha4541pb45418 to 64 decoder8 bit data encoder+7encoder/decoderturbo decoder5 to 32 decodertelecommunications device data motorolaturbo encoder circuitaha4541a-pqcaha4541a-pqi
|
PDF
|
AHA4541A-PQC
Abstract: AHA4541 AHA4541A-PQI Flexible block size 16384 decoder turbo 8PSK Turbo product code 8 TO 64 DECODER
Contextual Info: comtech aha corporation PRODUCT BRIEF* AHA4541 311 MBITS/SEC TURBO PRODUCT CODE ENCODER/DECODER The AHA4541 device is a single-chip Turbo Product Code TPC Forward Error Correction (FEC) Encoder/Decoder capable of 311 Mbit/sec data rates (up to 360 Mbit/sec channel rates). This
|
Original
|
aha4541pb4541aha4541a-pqcaha4541a-pqi+4flexible block size 16384 decoderturbo 8pskturbo product code8 to 64 decoder
|
PDF
|
AHA4541A-PQC-G
Abstract: AHA4541 BPSK DEMODULATORS block diagram encoder interleaver
Contextual Info: aha products group PRODUCT BRIEF* AHA4541 311 MBITS/SEC TURBO PRODUCT CODE ENCODER/DECODER The AHA4541 device is a single-chip Turbo Product Code TPC Forward Error Correction (FEC) Encoder/Decoder capable of 311 Mbit/sec data rates (up to 360 Mbit/sec channel rates). This
|
Original
|
aha4541pb4541aha4541a-pqc-gbpsk demodulators+2block diagram encoderinterleaver
|
PDF
|
Decoder 5 to 32 single ic
Abstract: RT-1523C RT-1523 nova demodulator RT-152 NSW702CE nadler NSW702CD Waveform of Reed solomon decoder Reed Solomon decoder IC
Contextual Info: Part Number NSW702CD SINCGARS EDM FEC Decoder Module Data Sheet March 1999, v1.0 Target Applications: Features: Communications RT-1523C/D Compatible SINCGARS SIP Compliant v Provides FEC decoding compliant w/ SINCGARS enhanced data mode EDM v C Source Code
|
Original
|
nsw702cdrt-1523c/dnsw702ce12-bit+8decoder 5 to 32 single icrt-1523crt-1523nova demodulatorrt-152nadlerwaveform of reed solomon decoderreed solomon decoder ic
|
PDF
|
vhdl code for interleaver
Abstract: vhdl code for block interleaver design for block interleaver deinterleaver VHDL code for interleaver block in turbo code Interleaver-De-interleaver convolutional interleaver RE35 convolutional convolutional encoder interleaving interleaver
Contextual Info: interleaver.book i ページ ２０００年１２月２２日 金曜日 午後４時１５分 Symbol Interleaver/Deinterleaver MegaCore Function ユーザガイド Version 1.2 2000 年 8 月 interleaver.book ii ページ ２０００年１２月２２日 金曜日 午後４時１５分
|
Original
|
-ug-interleaver-01vhdl code for interleavervhdl code for block interleaverdesign for block interleaver deinterleaver+7vhdl code for interleaver block in turbo codeinterleaver-de-interleaverconvolutional interleaverre35convolutionalconvolutional encoder interleavinginterleaver
|
PDF
|
IESS-308 standard
Abstract: 32 QAM Transmitter block diagram 32QAM BLOCK DIAGRAM 4 QAM modulator demodulator circuitry 32 QAM QAM-32 SSB Modulator DESIGN IESS-308 sCRAMBLER SSB Modulator application note IESS-308
Contextual Info: CS3710 TM 32 QAM Modulator Virtual Components for the Converging World The CS3710 32 QAM modulator core provides a complete baseband solution for broadband data transmission. This application specific silicon core has been developed to provide an efficient and highly optimized solution
|
Original
|
cs3710cs3810155mbpscs5200+11ds3710iess-308 standard32 qam transmitter block diagram32qam block diagram4 qam modulator demodulator circuitry32 qamqam-32ssb modulator designiess-308 scramblerssb modulator application noteiess-308
|
PDF
|
FIR filter design using cordic algorithm
Abstract: EPF20K rAised cosine FILTER Scrambling code QPSK qam trans Modulator block diagram CORDIC QAM modulation rake complex receiver qpsk schematic diagram MPEG4 schematic IMT-2000
Contextual Info: Implementing a W-CDMA System with Altera Devices & IP Functions September 2000, ver. 1.0 Introduction Application Note 129 In the wireless world, the demand for advanced information services is growing. Voice and low-rate data services are insufficient in a world
|
Original
|
imt-2000fir filter design using cordic algorithmepf20kraised cosine filter+6scrambling codeqpsk qam trans modulator block diagramcordic qam modulationrake complexreceiver qpsk schematic diagrammpeg4 schematic
|
PDF
|
sulzer pump
Abstract: L64704 interleaver DTVC37 sulzer pump data sheet L64767 l6470 I15015 Block Interleaver convolutional interleaver
Contextual Info: L64767 SMATV QAM Encoder Datasheet Introduction LSI Logic’s L64767 SMATV QAM Encoder is a highly-integrated device designed specifically for Satellite Master Antenna Television SMATV applications. The L64767 is ideally suited to any application that requires
|
Original
|
l64767sulzer pumpl64704interleaver+6dtvc37sulzer pump data sheetl6470i15015block interleaverconvolutional interleaver
|
PDF
|
|
Contextual Info: product brief Intel IXF30007 Enhanced Digital Wrapper for Ultra Long-Haul Transmission Systems The Intel® IXF30007 is a fully compliant G.709 digital wrapper device that covers most Optical Transport Network OTN applications on a single chip. Built on the technology developed
|
Original
|
ixf30007ixf30001fec10010gbit/s+1usa/0201/7k/mgs/dc
|
PDF
|
