Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CMOS 4000 LOGIC FAMILY Search Results

    CMOS 4000 LOGIC FAMILY Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    EP1800ILC-70
    Rochester Electronics LLC EP1800 - Classic Family EPLD PDF Buy
    EP1800GM-75/B
    Rochester Electronics LLC EP1800 - Classic Family EPLD PDF Buy
    EP910PI-35
    Rochester Electronics LLC EP910 - Classic Family EPLD, Logic,450 Gates,24 Macrocells PDF Buy
    EP610LI-30
    Rochester Electronics LLC EP610 - Classic Family EPLD, Logic,300 Gates,16 Macrocells PDF Buy
    EP610DI-30
    Rochester Electronics LLC EP610 - Classic Family EPLD, Logic,300 Gates,16 Macrocells PDF Buy

    CMOS 4000 LOGIC FAMILY Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    60c31

    Abstract: 74HC74 74HCT-Logic 80C31HB 27C2M EPROM 27C256 interface hardware 74HC cmos family spec
    Contextual Info: CHAPTER 7 80C51 Family Designing with the 80C51BH CMOS EVOLVES The original CMOS logic families were the 4000-series and the 74C-series circuits. The 74C-series circuits are functional equivalents to the correspondingly numbered 74-series TTL circuits, but have CMOS logic levels and


    OCR Scan
    80C51 80C51BH 4000-series 74C-series 74-series 60c31 74HC74 74HCT-Logic 80C31HB 27C2M EPROM 27C256 interface hardware 74HC cmos family spec PDF

    QuickLogic ql16x24b-1pl84c

    Abstract: QL16X24B PF144 cmos io QL16X24BH TQFP 144 PACKAGE CF160 PF100 PL84
    Contextual Info: QL16x24B/QL16x24BH Wild Cat 4000 Very-High-Speed 4K 12K Gate CMOS FPGA Rev B .4000 usable gates, 122 I/O pins Very High Speed – ViaLinkTM metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original
    QL16x24B/QL16x24BH 16-by-24 84pin 100-pin 144-pin 160pin 16-bit QL16x24BH QuickLogic ql16x24b-1pl84c QL16X24B PF144 cmos io TQFP 144 PACKAGE CF160 PF100 PL84 PDF

    Contextual Info: QL16X24B W ild ca t 4000 Very-High-Speed 4K 12K Gate CMOS FPGA pASIC HIGHLIGHTS .4000 usable gates, 122 input pins Q Very High Speed - ViaLink metal-to-metal program m able-via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    OCR Scan
    QL16X24B 16-by-24 84-pin 144-pin 169-pin 16-bit 16x24B TGD3030 00G025S PDF

    CD74HC4063E

    Abstract: cd74hct192e C074HC377E CD74HC40S1E C074HC132E CD74HCT4017E CD74HC643E C074HC174E CD74HCT563e rca CD54HCT4094F
    Contextual Info: The QMOS Product Line RCA also offers the QM OS series of high-speed CMOS logic integrated circuits which include an extensive line of products that are pin compatible with many existing bipolar 54/74LSTTL and CM OS 4000 series of digital logic types. The new QM OS IC ’s provide high-speed


    OCR Scan
    54/74LSTTL 74/54H CD74HCT4051E CD54HCT4051F CO74HCT4062E CD54HCT4052F CD74HCT4053E CD54HCT4053F CD74HCT406QE CD54HCT4060F CD74HC4063E cd74hct192e C074HC377E CD74HC40S1E C074HC132E CD74HCT4017E CD74HC643E C074HC174E CD74HCT563e rca CD54HCT4094F PDF

    CPGA144

    Contextual Info: QL16X24B pASIC 1 FAMILY Very-High-Speed 4K 12K Gate CMOS FPGA PRELIMINARY DATA pASIC HIGHLIGHTS .4000 usable gates, 122 input pins B Very High Speed - ViaLink metal-to-metal programmable-via anti­ fuse technology, allows data path speeds over 150 MHz, and logic cell


    OCR Scan
    QL16X24B 16-by-24 QL16x24B QL16x24 CPGA144 PDF

    Contextual Info: QL16X24 pASIC 1 FAMILY Very-High-Speed 4K 12K Gate CMOS FPGA ADVANCE DATA pASIC HIGHLIGHTS .4000 useable gates H Very High Speed - ViaLink metal-to-metal programmable-via antifuse technology, allows counter speeds over 100 MHz, and logic cell delays of undo: 4 ns.


    OCR Scan
    QL16X24 16-by-24 16-bit 84-pin QL12xl6 PDF

    Contextual Info: QL16x24B Wildcat 4000 Very-High-Speed 4K 12K Gate CMOS FPGA Rev A pASIC HIGHLIGHTS Very High Speed - ViaLink metal-to-metal programmable-via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns. B High Usable Density - A 16-by-24 array of384 logic cells provides 12,000


    OCR Scan
    QL16x24B 16-by-24 of384 84pin 100-pin 144-pin 160pin 16-bit PDF

    QuickLogic ql16x24b-1pl84c

    Contextual Info: QL16X24B WildCat 4000 Very-High-Speed 4K 12K Gate CMOS FPGA pASIC HIGHLIGHTS B Very High Speed - ViaLink metal-to-metal programmable-via anti­ fuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns. H High Usable Density - A 16-by-24 array of 384 logic cells provides


    OCR Scan
    QL16X24B 16-by-24 84-pin 144-pin 169-pin 16-bit QL16x24B 16x24B QuickLogic ql16x24b-1pl84c PDF

    16X24

    Contextual Info: QL16x24B/QL16x24BH WildCat 4000 Very-High-Speed 4K 12K Gate CMOS FPGA Rev B pASIC HIGHLIGHTS B Very High Speed - V iaL ink metal-to-metal program m able-via anti­ fuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    OCR Scan
    QL16x24B/QL16x24BH 16-by-24 84pin 100-pin 144-pin 160pin 16-bit QL16x24BH 16X24 PDF

    4000 series CMOS IC

    Abstract: rca cmos 4000 CMOS 4000 Series family 4000 SERIES cmos logic data logic Ic 74
    Contextual Info: RCA High-Speed CMOS Logic Integrated Circuits The RC A H C /H C T series o f high -spe ed C M O S lo g ic in te ­ grated c irc u its in clu d e an extensive line of products that are pin c o m p a tib le w ith many e xisting b ip o la r 54/74 LS TTL and C M O S 4000 series of d ig ita l lo g ic types. The new H C /H C T


    OCR Scan
    SSD-290C) 4000 series CMOS IC rca cmos 4000 CMOS 4000 Series family 4000 SERIES cmos logic data logic Ic 74 PDF

    LVCMOS25

    Abstract: LVCMOS33 cmos logic 4000 list cmos 4000 propagation delay
    Contextual Info: ispMACH 4000 Timing Model Design and Usage Guidelines September 2001 Technical Note TN1004 Introduction When implementing a design into an ispMACH 4000 family device, it is often critical to understand how the placement of the design will affect the timing. The ispMACH 4000 devices have numerous paths a signal can take,


    Original
    TN1004 1-800-LATTICE LVCMOS25 LVCMOS33 cmos logic 4000 list cmos 4000 propagation delay PDF

    TN1004

    Abstract: T Flip-Flop CMOS 4000 propagation delay LVCMOS25 LVCMOS33 CMOS 4000 family specifications
    Contextual Info: ispMACH 4000 Timing Model Design and Usage Guidelines September 2001 Technical Note TN1004 Introduction When implementing a design into an ispMACH 4000 family device, it is often critical to understand how the placement of the design will affect the timing. The ispMACH 4000 devices have numerous paths a signal can take,


    Original
    TN1004 1-800-LATTICE TN1004 T Flip-Flop CMOS 4000 propagation delay LVCMOS25 LVCMOS33 CMOS 4000 family specifications PDF

    PE43701

    Abstract: Digital Step Attenuators
    Contextual Info: Digital Step Attenuators April 2009 PE43xxx Monolithic RF UltraCMOS Digital Step Attenuators TM New PE43x0x series provides versatile HaRP -enhanced 5, 6 and 7-bit DSAs with high linearity TM The PE43xxx family of Digital Step Attenuators DSAs features unprecedented levels of broadband linearity,


    Original
    PE43xxx PE43x0x linea73 10B-6 PE43701 Digital Step Attenuators PDF

    Contextual Info: PSoC 4: PSoC 4000 Family Datasheet ® Programmable System-on-Chip PSoC General Description PSoC® 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an ARM® Cortex -M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The


    Original
    PDF

    SID137

    Abstract: Communication Standard for Programmable Devices document Spec
    Contextual Info: PSoC 4: PSoC 4000 Family Datasheet ® PRELIMINARY Programmable System-on-Chip PSoC General Description PSoC® 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an ARM® Cortex -M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The


    Original
    PDF

    7400 series CMOS Logic ICs

    Abstract: 1GT66 7400 TTL 1GU04 TTL 2 input 7400 with one input at constant 1 propagation delay SIGNAL PATH DESIGNER IC TTL 7400 free the pin function of ic 7400
    Contextual Info: AND8018/D Unique and Novel Uses for ON Semiconductor's New One-Gate Family http://onsemi.com Prepared By: Fred Zlotnick, Strategic Marketing Jess Diaz, Market Development Standard Logic Business Unit APPLICATION NOTE INTRODUCTION an infrastructure to support rapid design of moderate sized


    Original
    AND8018/D 13mm2 7400 series CMOS Logic ICs 1GT66 7400 TTL 1GU04 TTL 2 input 7400 with one input at constant 1 propagation delay SIGNAL PATH DESIGNER IC TTL 7400 free the pin function of ic 7400 PDF

    4032V

    Abstract: ispMACH 4128V 4128V TQFP 132 PACKAGE TQFP 56 cmos 4000 ispMACH 4A Family 4256V 4000 family logic cmos 4000 family
    Contextual Info: Introduction to ispMACH 4000V/B/C/Z Families January 2004 Introduction The high performance ispMACH 4000 family from Lattice offers a SuperFAST CPLD solution. The ispMACH 4000 family includes 3.3V, 2.5V and 1.8V power supply versions, designated the ispMACH 4000V, 4000B, 4000C


    Original
    000V/B/C/Z 4000B, 4000C 4000Z 4000C 132csBGA 4032Z, 4064Z 4032V ispMACH 4128V 4128V TQFP 132 PACKAGE TQFP 56 cmos 4000 ispMACH 4A Family 4256V 4000 family logic cmos 4000 family PDF

    PE43x0x

    Abstract: PE43503 pe43702 QFN-32L 5X5 PE4304 PE4302 PE4305 PE4306 PE4309 PE43204
    Contextual Info: Digital Step Attenuators May 2010 PE43xxx Monolithic RF UltraCMOS Digital Step Attenuators TM PE43x0x series provides versatile HaRP -enhanced 2, 4, 5, 6 and 7-bit DSAs with high linearity TM The PE43x0x family of Digital Step Attenuators DSAs features unprecedented levels of broadband linearity,


    Original
    PE43xxx PE43x0x Tower10B-6 PE43503 pe43702 QFN-32L 5X5 PE4304 PE4302 PE4305 PE4306 PE4309 PE43204 PDF

    75176

    Abstract: 75176 applications RS422 75als180 75als176b LTC1481
    Contextual Info: RS485 Interface Solutions RS485 Family Features • Ultralow Power ■ CMOS Schottky Process ■ Designed for RS485 and RS422 Applications ■ Three-State RS485 Outputs When Shut Down ■ Power-Up/Down Glitch Free Outputs ■ Power-Saving Shutdown Mode LTC1481,


    OCR Scan
    RS485 RS422 LTC1481, LTC1483, LTC1487) LTC486-489, 75176 75176 applications RS422 75als180 75als176b LTC1481 PDF

    75176

    Abstract: 75als176b LTC1485 75172 75ALS180 75179 LTC486-489
    Contextual Info: RS485 Interface Solutions RS485 Family Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ The LTC RS485 Advantage: Low Power Ultra-Low Power CMOS Schottky Process Designed for RS485 and RS422 Applications Three-State RS485 Outputs When Shut Down Power-Up/Down Glitch Free Outputs


    OCR Scan
    RS485 RS422 LTC1481, LTC1483, LTC1487) 75176 75als176b LTC1485 75172 75ALS180 75179 LTC486-489 PDF

    Contextual Info: Digital Step Attenuators January 2006 PE430x Monolithic RF UltraCMOSTM Digital Step Attenuators IP3 >50 dBm maintained from 1 MHz to 2.5 GHz The PE430x family of Digital Step Attenuators DSAs features unprecedented levels of broadband linearity, attenuation


    Original
    PE430x PDF

    Contextual Info: April 1990 Preliminary OKI_ Semiconductor_ MSM10S0000 0.8|im SEA-OF-GATES FAMILY GENERAL DESCRIPTION FEATURES Oki's MSM10S0000 Sea-of-Gates family is a high-performance, high-density product using Oki's scaleable, 0.8|im drawn 0.6nm effective , multilayer


    OCR Scan
    MSM10S0000 PDF

    IC TTL 7400 free

    Abstract: 1G66 7400 series logic ICs cost 1GT66 LM741 audio amplifiers LM741 dual ls 7400 LM741 SC88A Jess Technology
    Contextual Info: AND8018/D Unique and Novel Uses for ON Semiconductor's New One-Gate Family http://onsemi.com Prepared By: Fred Zlotnick, Strategic Marketing Jess Diaz, Market Development Standard Logic Business Unit APPLICATION NOTE INTRODUCTION an infrastructure to support rapid design of moderate sized


    Original
    AND8018/D r14525 IC TTL 7400 free 1G66 7400 series logic ICs cost 1GT66 LM741 audio amplifiers LM741 dual ls 7400 LM741 SC88A Jess Technology PDF

    application of programmable array logic

    Abstract: 4000 CMOS CMOS 4000 digital clock using logic gates FLASH370 pASIC380
    Contextual Info: PRESS RELEASE CYPRESS EXPANDS FPGA OFFERING WITH 8,000-GATE DEVICES Highest Performance FPGAs Offer Full PCI Compliance For All Speed Grades SAN JOSE, Calif., February 27, 1995 - Cypress Semiconductor Corporation today introduced 8000-gate versions of its speed-leading pASIC380 family of fieldprogrammable gate arrays. The new CY7C387A and CY7C388A FPGAs are fully


    Original
    000-GATE 8000-gate pASIC380TM CY7C387A CY7C388A FLASH370, application of programmable array logic 4000 CMOS CMOS 4000 digital clock using logic gates FLASH370 pASIC380 PDF