CLOCK27 Search Results

CLOCK27 Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
XC95144XLTQ100 Abstract: XC95144XL-TQ100 PAD336 ctcb1210 CTCB1210-600S Video-Encoders C491 b30 c300 NTE0505M PAD102 Contextual Info: 5 4 3 2 1 AUDIO_5V C1 C2 0.1uF C3 0.1uF + C4 0.1uF 10uF @ 16V U26 27 D VDD VDD AUDIO_GND VDD 6 16 D A R2 C484 19 LM4835 AUDIO AMP R2 R3 C5 20K 5% BEEP A R1 18 13 A_FB - OUT A 17 20K 5% L_SPKR_NEG + OUT A 15 L_SPKR_POS 12 A IN HP_IN 21 20K 5% + 20K 5% 0.33uF @ 35V	Original	lm4835 xc95144xltq100 xc95144xl-tq100 pad336 +7ctcb1210 ctcb1210-600s video-encoders c491 b30 c300 nte0505m pad102	PDF
SCHEMATIC USB to VGA Abstract: schematic diagram video converter rca to vga vhdl code for codec WM8731 3 digit seven segment 11 pin display schematic diagram vga to tv pin configuration of seven segment usb video player circuit diagram Contextual Info: Altera DE2 Board DE2 Development and Education Board User Manual Version 1.5 Copyright 2012 Altera Corporation Altera DE2 Board CONTENTS Chapter 1 DE2	Original	schematic usb to vga schematic diagram video converter rca to vga vhdl code for codec wm8731 3 digit seven segment 11 pin display +3schematic diagram vga to tv pin configuration of seven segment usb video player circuit diagram	PDF
VIRTEX-5 DDR2 controller Abstract: verilog code for ddr2 sdram to virtex 5 PPC440MC VIRTEX-5 DDR2 DDR2 memory controller VIRTEX-5 ddr2, ibm 128 MB DDR2 SDRAM ddr2 datasheet Contextual Info: DDR2 Memory Controller for PowerPC 440 Processors DS567 v1.0 January 15, 2008 Introduction LogiCORE Facts This data sheet describes the DDR2 Memory Controller for the PowerPC 440 block embedded in the Virtex™-5 FXT Platform FPGAs. It interfaces with the	Original	ds567 ppc440mc 16-bit 32-bit +1064-bit virtex-5 ddr2 controller verilog code for ddr2 sdram to virtex 5 virtex-5 ddr2 ddr2 memory controller virtex-5 ddr2, ibm 128 mb ddr2 sdram ddr2 datasheet	PDF
XAPP688 Abstract: MT46V16M16 XAPP678 XAPP623 XAPP678C XAPP253 XAPP262 XAPP609 XAPP688C qdr2 sram Contextual Info: Application Note: Virtex-II Families R XAPP688 v1.2 May 3, 2004 Creating High-Speed Memory Interfaces with Virtex-II and Virtex-II Pro FPGAs Author: Nagesh Gupta, Maria George Summary Designing high-speed memory interfaces is a challenging task. Xilinx has invested time and	Original	xapp688 xc2vp20ff1152-6 mt46v16m16 xapp678 +7xapp623 xapp678c xapp253 xapp262 xapp609 xapp688c qdr2 sram	PDF