ST CHN 510
Abstract: 83C97 chn 809 chn 809 ST
Contextual Info: 83C97 T e chn o log y, In co rp o rate d 10BASE-T Ethernet Transceiver With On Chip Filters and Digital Interface and Serial Port PRELIMINARY October 1994 SEEQ AutoDUPLEX Designation S ym bol indentifies product as A u to D U P L E X device. Description
|
OCR Scan
|
83c9710base-t10basetst chn 510+2chn 809chn 809 st
|
PDF
|
|
Contextual Info: V ishay I n t e r t e chn o l o g y, I nc . Capacitors - High Reliability and Life Expectancy AND TEC I INNOVAT O L OGY HDMKP N HN VISHAY ESTA POWER CAPACITORS O 19 62-2012 Capacitors for Power Electronics Key Benefits • • • • • • High RMS current rating: up to 150 A
|
Original
|
17-mar-10vmn-pt9067-1201 |
PDF
|
5180A-2
Abstract: "transient capture" cx20116 2N5836 EL2004 HA2539 HA2540 5180A 77100
Contextual Info: @SPT signal môcÊssm^cHNÔœèîÈs FEATURES 150 MSPS Conversion Rate 1/2 LSB Linearity Preamplifier Com parator Design Typical Power Dissipation < 2.2 Watts HADC77 I OO 8 -B IT , 1 5 0 M S P S F L A S H A /D C O N V E R T E R APPLICATIONS Digital Oscilloscopes
|
OCR Scan
|
hadc771005180a-2transient capturecx20116+62n5836el2004ha2539ha25405180a77100
|
PDF
|
chn 809
Abstract: chn 809 ST Transistor TT 2246 transistor chn 037 MO40 TT 2246 transistor capacitor JA8 KMA Series 232 pin diagram of BC 547 SABRE 408
Contextual Info: 83C95 T e chn o log y, Inco rp o rate d 10BASE-T Ethernet Transceiver With On Chip Filters And AUI PRELIMINARY October 1994 S E E Q A u to D U P L E X D esignation Symbol indentifies product as AutoDUPLEX device. D escription The 83C95 is a highly integrated analog interface 1C for
|
OCR Scan
|
83c9510base-t10basetchn 809+9chn 809 sttransistor tt 2246transistor chn 037mo40tt 2246 transistorcapacitor ja8kma series 232pin diagram of bc 547sabre 408
|
PDF
|
Transistor TT 2246
Abstract: transistor chn 911 TT 2246 transistor jm31a pulse electronics era transformer transistor chn 037 chn 809 S4744
Contextual Info: SEEQ T e chn o log y, Inco rp o rate d 83C96 10BASE-T Ethernet Transceiver With On Chip Filters and Digital Interface PRELIMINARY October 1994 SEEQ AutoDUPLEX Designation Sym bol indentifies product as A u to D U P L E X device. Description The 83C96 is a highly integrated analog interface 1C for
|
OCR Scan
|
83c9610base-t10basettransistor tt 2246+7transistor chn 911tt 2246 transistorjm31apulse electronics era transformertransistor chn 037chn 809s4744
|
PDF
|
CHN 617
Abstract: CHN 602 chn 714
Contextual Info: • Microsemi m m Chatsworth, CA m P ro gress P ow ered b y T e chn o log y 21201 Itasca St. Chatsworth, Ca 91311 Phone: 818 701-4933 Fax: (818)701-4939 Features 10 A m p S ilico n R e ctifie r 50 to 1000 V olts For Surface Mount Applications Extremely Low Thermal Resistance
|
OCR Scan
|
do-214abmsc0923chn 617chn 602+1chn 714
|
PDF
|
chn 723
Abstract: TSMC 180nm dual port sram chn 448 CHN 727 chn 501 chn 711 CHN 450 TSMC 180nm single port sram tsmc 180nm sram TSMC 180nm
Contextual Info: CS4100 TM ADPCM Speech Coders Virtual Components for the Converging World The CS4100 family of adaptive differential pulse code modulators ADPCMs is designed to provide high performance solutions for a broad range of applications requiring speech compression and decompression.
|
Original
|
cs4100ds4100chn 723tsmc 180nm dual port sram+8chn 448chn 727chn 501chn 711chn 450tsmc 180nm single port sramtsmc 180nm sramtsmc 180nm
|
PDF
|
CHN 550
Abstract: CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent
Contextual Info: R&S ZNC/ZND Vector Network Analyzers User Manual ;xíÇ2 User Manual Test & Measurement 1173.9557.02 ─ 26 This manual describes the following vector network analyzer types: ● R&S®ZNC3 (2 ports, 9 kHz to 3 GHz, N connectors), order no. 1311.6004K12
|
Original
|
6004k12znc-b10zn-b14znc-b19+13znc3-b22znc-k19vxi-11chn 550chn 545chn 710chn 712chn 538chn 431chn 709chn 741chn 738chn 648 equivalent
|
PDF
|
TR-NPL-000275
Abstract: CHN 703 AT324 M-986-1R2 R2B marking code M-986-1R1 M-986-2R2 T3R marking
Contextual Info: tH ELXDN E MF TRUNK RECEIVERS & TRANSMITTERS M -986-1R2 & -2R2 MF Transceivers Teltone M-986-1R2 and -2R2 MFC Transceivers contain all the logic necessary to transmit and receive CCITT R2F forward and R2B (backward) multifrequency signals on one integrated circuit (IC). M-986-1R2 is a single-channel ver
|
OCR Scan
|
m-986-1r2m-986-2r2m-986-1r1m-986+822121-20lh32hmsm-986-r2tr-npl-000275chn 703at324r2b marking codet3r marking
|
PDF
|
CHN 423
Contextual Info: i MF TRUNK RECEIVERS & TRANSMITTERS M-986-1R2 & -2R2 MF Transceivers Teltone M-986-1R2 and -2R2 MFC Transceivers contain all the logic necessary to transmit and receive CCITT R2F forward and R2B (backward) multifrequency signals on one integrated circuit (IC). M-986-1R2 is a single-channel ver
|
OCR Scan
|
m-986-1r2m-986-2r2m-986-1r1m-986+3m-986-r222121-20thchn 423
|
PDF
|
TR-NPL-000275
Abstract: chn 825
Contextual Info: t C E U O N MF TRUNK RECEIVERS & TRANSMITTERS E M-986-1R2 & -2R2 MF Transceivers Teltone M-986-1R2 and -2R2 MFC Transceivers contain all the logic necessary to transmit and receive CCITT R2F forward and R2B (backward) multifrequency signals on one integrated circuit (IC). M-986-1R2 is a single-channel ver
|
OCR Scan
|
m-986-1r2m-986-2r2m-986-1r1m-986+522121-20fhm-986-r222121-20thtr-npl-000275chn 825
|
PDF
|
|
Contextual Info: MF TRUNK RECEIVERS & TRANSMITTERS M -986-1R2 & -2R2 MF Transceivers Teltone M-986-1R2 and -2R2 M FC Transceivers contain all the logic necessary to transmit and receive C G T T R2F forward and R2B (backward) multifrequency signals on one integrated circuit (IC). M -986-1R2 is a single-channel ver
|
OCR Scan
|
-986-1r2m-986-1r2m-986-2r2m-986-1r1+3m-98622121-20lh22121-20th
|
PDF
|
chn 508
Abstract: P1014 VME 6U DIMENSIONS VME COnnector DATEL dvme DVME-613 DVME-613A DVME613C SA24 SD16
Contextual Info: ® DVME-613 Isolated Industrial 16S or 8D Channel VME A/D Board PRODUCT DATA FEATURES • 16 single-ended or 8 differential analog input channels • 12, 14, or 16-bit A/D resolution • Isolation to ±500V • On-board programmable gain amplifier and start timer
|
Original
|
dvme-61316-bitdvme-613advme-691a+919-inchchn 508p1014vme 6u dimensionsvme connectordatel dvmedvme613csa24sd16
|
PDF
|
CHN G4 141
Abstract: CHN G4 112 chn 711 chn 832 CHN 833 CHN G4 136 CHN G4 119 TS22 CHN G4 140 XRT86VL32IB
Contextual Info: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION JANUARY 2007 REV. 1.2.2 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,
|
Original
|
xrt86vl3xchn g4 141chn g4 112chn 711+7chn 832chn 833chn g4 136chn g4 119ts22chn g4 140xrt86vl32ib
|
PDF
|
|
|
CHN G4 136
Abstract: chn 711 CHN G4 141 CHN G4 124 CHN G4 137 CHN 423
Contextual Info: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION JANUARY 2007 REV. 1.2.2 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,
|
Original
|
xrt86vl3xchn g4 136chn 711chn g4 141+3chn g4 124chn g4 137chn 423
|
PDF
|
chn 832
Abstract: CHN G4 112 H100 Block Diagram ST CHN 510 CHN 703 E1 PCM encoder XRT86VL34 chn 037 digital clock with alarm using 8051 ta 8268
Contextual Info: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION OCTOBER 2007 REV. 1.2.3 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,
|
Original
|
xrt86vl3xchn 832chn g4 112h100 block diagram+7st chn 510chn 703e1 pcm encoderxrt86vl34chn 037digital clock with alarm using 8051ta 8268
|
PDF
|
CHN G4 136
Abstract: CHN G4 117 CHN G4 112 CHN G4 140 wireless 4-bit data transmission using 8051 64126 CHN 523 CHN G4 115
Contextual Info: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION JULY 2006 REV. 1.2.1 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,
|
Original
|
xrt86vl3xchn g4 136chn g4 117chn g4 112+5chn g4 140wireless 4-bit data transmission using 805164126chn 523chn g4 115
|
PDF
|
PJ 956
Abstract: CHN 844 chn 729 chn 627 569T kk 729 CHN 552
Contextual Info: 420+*~0+*- <>.7585-=>;1 <538-6 ;16-A 2EBOPMEN y 9@ jn`kZ_`e^ ZXgXY`c`kp y 5 Efid B Zfe]`^liXk`fe y QkXe[Xi[ NBA cXpflk y UXj_ k`^_k Xe[ ]clo giff]\[ kpg\j XmX`cXYc\ y Dem`ifed\ekXc ]i`\e[cp gif[lZk .PfGQ Zfdgc`Xek/ y Mlkc`e\ C`d\ej`fej> .592; o 5524 o 5624/ dd
|
Original
|
894duw644dub374tcb74tcb+8549mnqpj 956chn 844chn 729chn 627569tkk 729chn 552
|
PDF
|
|
Contextual Info: ÏE E L X O N E 1 JIM M l -im m illi» MF TRUNK RECEIVERS & TRANSMITTERS M-986-1R2 & -2R2 MF Transceivers Features T eltone M -986-1R 2 and -2R 2 M F C Transceivers contain all the logic necessary to transm it and receive C C IT T R 2F forw ard and R 2B (backw ard) m ultifrequency signals on one
|
OCR Scan
|
m-986-1r2-986-1r-986-2r |
PDF
|
chn 627
Abstract: chn 810 CHN 725 diode chn 610 chn 630 b244a k 3511 CHN 420 CHN 727
Contextual Info: 16-BIT SYNCHRONOUS 2:1 MUX/DEMUX SWITCH IDT74FST163232 ADVANCE INFORMATION In te g ra te d D evice T echnology, Inc. driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased the device conducts and
|
OCR Scan
|
16-bitidt74fst163232fst163xxxmil-std-883+13200pffst16323248-pin56-pinchn 627chn 810chn 725 diodechn 610chn 630b244ak 3511chn 420chn 727
|
PDF
|
Digital Alarm Clock using 8051
Abstract: chn 448 chn 706 CHN 632 CHN 703 RAM 2112 256 word 32.768mhz pin hole thru chn 608 microcontroller 8051 application of alarm clock octal tri state buffer ic
Contextual Info: áç XRT84L38 OCTAL T1/E1/J1 FRAMER FEBRUARY 2004 REV. 1.0.0 GENERAL DESCRIPTION The XRT84L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framing controller. The XRT84L38 contains an integrated DS1/E1/J1 framer which provides DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications.
|
Original
|
xrt84l38digital alarm clock using 8051chn 448chn 706+7chn 632chn 703ram 2112 256 word32.768mhz pin hole thruchn 608microcontroller 8051 application of alarm clockoctal tri state buffer ic
|
PDF
|
CHN G4 136
Abstract: chn7 SA8 357 TR54016 XRT83L38 XRT84L38 XRT84L38IB 7174B 8ch LOW SATURATION DRIVER C1-168
Contextual Info: XRT84L38 OCTAL T1/E1/J1 FRAMER SEPTEMBER 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT84L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framing controller. The XRT84L38 contains an integrated DS1/E1/J1 framer which provides DS1/E1/J1 framing and error
|
Original
|
xrt84l38chn g4 136chn7sa8 357+6tr54016xrt83l38xrt84l38ib7174b8ch low saturation driverc1-168
|
PDF
|
rbs 6201 manual
Abstract: rbs 6201 POWER CONSUMPTION chn 452 rbs 6201 specification chn 710 SCR PIN CONFIGURATION CHN 035 RBS 6201 INFORMATION SDH 209 rbs 6201 LOP 36 AF
Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO NOVEMBER 2003 REV. P1.0.4 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution. The XRT86L38 contains an integrated DS1/
|
Original
|
xrt86l38tr54016g-703rbs 6201 manual+9rbs 6201 power consumptionchn 452rbs 6201 specificationchn 710scr pin configuration chn 035rbs 6201 informationsdh 209rbs 6201lop 36 af
|
PDF
|
|
Contextual Info: 2 3 5 4 6 8 7 Kontakt-Mape contact dimensions A 6x 2 = 1 2 (Langen der St ec k - und A n s c hl uB s ei t e gel ten fiir ei ngepreBte St eckver bi nder ) (mating and termination length of contacts apply to pressed in connectors) Kontakt-Typ p in type -
|
OCR Scan
|
133pol127jiim635/jm25juin+327/jm50/iind-32339
|
PDF
|