Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CAN CONTROLLER WITH APB INTERFACE Search Results

    CAN CONTROLLER WITH APB INTERFACE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    9519ADM/B
    Rochester Electronics LLC 9519A - Universal Interrupt Controller PDF Buy
    LM110H
    Rochester Electronics LLC LM110 - Buffer Amplifier, Voltage Follower, Metal CAN PDF Buy
    MC68B21CP-G
    Rochester Electronics LLC MC68B21 - Peripheral Interface Adapter PDF Buy
    D8274
    Rochester Electronics LLC 8274 - Multi-Protocol Serial Controller (MPSC) PDF Buy
    MD82510/B
    Rochester Electronics LLC 82510 - Serial I/O Controller, CMOS, CDIP28 PDF Buy

    CAN CONTROLLER WITH APB INTERFACE Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    ps2 keyboard interface in arm7

    Abstract: ARM720T 16C550 AX07PT7202 AMBA APB UART CABGA 8X8
    Contextual Info: Mixed-Signal Products AX07PT7202 Product Summary ARM720T Microcontroller with Embedded Peripherals Preliminary Data Sheet December 1, 2003 www.aeroflex.com/ARM7 FEATURES ‰ Debug interface and boundary scan ‰ 32-bit ARM720T core with cache and MMU ‰ 3.3V supply voltage


    Original
    ax07pt7202arm720t32-bit70mhz+5256-pinps2 keyboard interface in arm716c550amba apb uartcabga 8x8 PDF

    APB to I2C interface

    Abstract: i2c controller with apb interface AMBA APB bus protocol vhdl i2c DB-I2C-M-APB complete I2C specifications verilog program for 16 bit processor verilog ARC processor i2c/APB to I2C interface
    Contextual Info: Digital Blocks DB-I2C-M-APB Semiconductor IP APB Bus I2C Controller General Description The Digital Blocks DB-I2C-M-APB Controller IP Core interfaces an ARM, MIPS, PowerPC, ARC, or other high performance microprocessor via the AMBA 2.0 APB System Interconnect Fabric to an I2C Bus. The I2C is a two-wire bidirectional interface


    Original
    apb to i2c interfacei2c controller with apb interfaceamba apb bus protocolvhdl i2c+5db-i2c-m-apbcomplete i2c specificationsverilog program for 16 bit processorverilog arc processori2c/apb to i2c interface PDF

    i2c controller with apb interface

    Abstract: APB to I2C interface port expander 32-bit i2c CDC16xxF Can controllers can controller with apb interface
    Contextual Info: DEVELOPMENT TOOLS Complementary Tools for 16/32-Bit CAN Controllers April/2005 Complementary Tools for 16/32-Bit CAN Controllers For evaluation and early SW development, a set of extension boards is available. The boards have a standard interface and can be used in combination with the Application


    Original
    16/32-bitapril/200516xxf32xxg+96255-001-1dtd-79108d-79008i2c controller with apb interfaceapb to i2c interfaceport expander 32-bit i2ccdc16xxfcan controllerscan controller with apb interface PDF

    Contextual Info: SPEAR-09-H022 SPEAr Head ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC DATA BRIEF Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates 16K LUT equivalent with 8 channels internal


    Original
    spear-09-h022arm926ej-spbga420 PDF

    PL050

    Abstract: AMBA APB bus protocol 0143C PS2 keyboard PROTOCOL state machine for axi to apb bridge AMBA AXI verilog code keyboard interfacing controllers code keyboard interfacing with controllers using c PC keyboard CIRCUIT diagram PL05
    Contextual Info: ARM PrimeCell PS2 Keyboard/Mouse Interface PL050 Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. ARM DDI 0143C ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved.


    Original
    pl0500143camba apb bus protocolps2 keyboard protocol+6state machine for axi to apb bridgeamba axi verilog codekeyboard interfacing controllers codekeyboard interfacing with controllers using cpc keyboard circuit diagrampl05 PDF

    PL181

    Abstract: AMBA 3.0 technical summary Signal Path Designer e/PL181
    Contextual Info: ARM PrimeCell MultiMedia Card Interface PL181 Technical Reference Manual ARM DDI 0205B ARM PrimeCell™ Technical Reference Manual Copyright 2000, 2001 ARM Limited. All rights reserved. Release information Change history Date Issue Change December 2000


    Original
    pl1810205bamba 3.0 technical summarysignal path designer+1e/pl181 PDF

    PS2 keyboard PROTOCOL

    Abstract: PL050 PL05 ps2 keyboard 0143C ibm ps2 ps2 keyboard interface scan
    Contextual Info: ARM PrimeCell PS2 Keyboard/Mouse Interface PL050 Technical Reference Manual DDI 0143C ARM PrimeCell™ PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual Copyright ARM Limited 1999. All rights reserved. Release information Change history


    Original
    pl0500143cps2 keyboard protocolpl05+3ps2 keyboardibm ps2ps2 keyboard interface scan PDF

    PL180

    Abstract: DDI0172A Secure Digital multimedia PL180 Signal Path Designer Multimedia Card Specification 2.11
    Contextual Info: ARM PrimeCell Multimedia Card Interface PL180 Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. ARM DDI0172A ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved.


    Original
    pl180ddi0172asecure digitalmultimedia pl180+2signal path designermultimedia card specification 2.11 PDF

    Contextual Info: SPEAR-09-H020 SPEAr Head ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC DATA BRIEF Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates with 8 channels internal DMA high speed


    Original
    spear-09-h020arm926ej-spbga420 PDF

    0146C

    Abstract: divide-by-288
    Contextual Info: ARM PrimeCell Audio CODEC Interface PL040 Technical Reference Manual ARM DDI 0146C ARM PrimeCell™ Audio CODEC Interface (PL040) Technical Reference Manual Copyright ARM Limited 1999. All rights reserved. Release information Change history Description


    Original
    pl0400146cdivide-by-288 PDF

    ahb to i2c

    Abstract: multiport memory controller
    Contextual Info: SPEAr ARM 946, 400K Gates e-ASIC, Large IP Portfolio SoC DATA BRIEF Features • ARM946-ES fMAX = 192MHz ■ 400k equivalent customizable gates ■ AMBA 2.0 compliant Bus fMAX = 96 MHz ■ Clock generator ■ SDRAM, SRAM / FLASH interfaces ■ Ethernet 10/100


    Original
    arm946-es192mhzpbga56835x35mm+435x35cd00061363ahb to i2cmultiport memory controller PDF

    state machine for axi to apb bridge

    Abstract: state machine diagram for axi bridge AMBA AXI to APB BUS Bridge verilog code state machine for ahb to apb bridge keyboard datasheet keyboard TIMING DIAGRAMS AMBA APB bus protocol keyboard CIRCUIT diagram keyboard interfacing controllers code keyboard interfacing with controllers using c
    Contextual Info: AMBA Keyboard/Mouse PS/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ARM DDI 0096B AMBA Keyboard/Mouse PS/2 Interface Datasheet Copyright © 1996-1998 ARM Limited. All rights reserved. Release Information Change history Date


    Original
    0096bstate machine for axi to apb bridgestate machine diagram for axi bridgeamba axi to apb bus bridge verilog code+7state machine for ahb to apb bridgekeyboard datasheetkeyboard timing diagramsamba apb bus protocolkeyboard circuit diagramkeyboard interfacing controllers codekeyboard interfacing with controllers using c PDF

    F200

    Abstract: F400 F600
    Contextual Info: Features • • • • • • • Compatible with an Embedded ARM7TDMI Processor Interfaces the ARM7TDMI Core and Atmel 32-bit Peripherals One Wait State Inserted Direct Interface with Peripheral Data Controller Fully Scan Testable up to 98% Fault Coverage


    Original
    32-bit1286cf200f400+1f600 PDF

    ARM7tdmi pin configuration

    Abstract: AMBA peripheral bus 0xFFF03
    Contextual Info: Features Compatible with an Embedded ARM7TDMI Processor Interfaces the ARM7TDMI Core and Atmel 32-bit Peripherals One Wait State Inserted Direct Interface with Peripheral Data Controller Fully Scan Testable up to 98% Fault Coverage Parametrizable Features on Request:


    Original
    32-bit05/00/0marm7tdmi pin configurationamba peripheral bus+10xfff03 PDF

    verilog code for uart apb

    Abstract: V8102 verilog code for apb V8101 v8001 Xtensa ahb wrapper verilog code verilog code for uart ahb V930 M16550APB
    Contextual Info: V8102 - Xtensa to AHB Wrapper Interface XWI 10011DF02 Data Sheet_Rev092 Features Functional Overview • Xtensa Read data bus configuration (32/64/128 bits) • Xtensa Write data bus configuration (32/64/128 bits) • AHB buswidth configuration (32/64/128 bits)


    Original
    v810210011df02rev092m16550apb+11m146818apbv8001v8002m8254apbverilog code for uart apbverilog code for apbv8101xtensaahb wrapper verilog codeverilog code for uart ahbv930 PDF

    AMBA APB bus protocol

    Abstract: PCA82C250T 16Fdata APB VHDL code
    Contextual Info: iAP-CAN 16f APB t lian p m co data sheet A AMB Features: • AMBA (APB) compliant Interface • CAN2.0B compliant • 1Mbit/s with > 8MHz clock • 16 transmit buffers • 16 messages deep receive buffer • Message transmission timeout • Advanced message priority handling


    Original
    amba apb bus protocolpca82c250t16fdataapb vhdl code PDF

    atmel h020

    Abstract: atmel h022 uart baud rate spear AA13 ARM926EJ-S MAC110 PBGA420 SPEAR-09-H022 Atmel ARM9 ATMEL 0905
    Contextual Info: SPEAR-09-H022 SPEAr Head ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC PRELIMINARY DATA Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates


    Original
    spear-09-h022arm926ej-spbga420atmel h020+6atmel h022uart baud rate spearaa13mac110atmel arm9atmel 0905 PDF

    spdif

    Abstract: spdif receiver fifo generator xilinx spartan verilog code for apb AMBA APB bus sample verilog code for memory read spdif input amba apb XC3S500E verilog code for fifo
    Contextual Info: Conforms to the IEC 60958 International Standard Programmable: supports both Receiver and Transmitter modes SPDIF-APB Data mode capabilities: Digital Audio Interface Core o Supports sample rates from 3kHz to 192kHz with 98MHz SPDIF system clock o 20/24 bits per sample


    Original
    192khz98mhzspdifspdif receiver+8fifo generator xilinx spartanverilog code for apbamba apb bussample verilog code for memory readspdif inputamba apbxc3s500everilog code for fifo PDF

    verilog code for apb

    Abstract: verilog code for amba apb bus AMBA APB bus spdif input processor bit stream verilog code for amba apb master verilog code for transmitter IEC-60958 spdif input spdif input processor FIFO amba apb
    Contextual Info: Conforms to the IEC 60958 International Standard Programmable: supports both Receiver and Transmitter modes SPDIF-APB Data mode capabilities: Digital Audio Interface Core o Supports sample rates from 3kHz to 192kHz with 98MHz SPDIF system clock o 20/24 bits per sample


    Original
    192khz98mhzverilog code for apbverilog code for amba apb bus+8amba apb busspdif input processor bit streamverilog code for amba apb masterverilog code for transmitteriec-60958spdif inputspdif input processor fifoamba apb PDF

    LCD interface WITH ARM

    Abstract: MOBILE LCD DISPLAY hd44780 LCD 4 20 hd44780 lcd HD44780 hd44780 lcd controller display controller hd44780 LCD hd44780 lcd controller Verilog HD44780 lcd display
    Contextual Info: Product Technical Brief Date: 05/2001 picoPACK LCD Display Controller Interface Introduction Architecture The LCD Display Controller Interface is a synthesiz- for display control purposes. The module is part of the Config Registers picoPACK IP series from picoTurbo, Inc.


    Original
    16/32-bitpt-100pt-100axpt-110+12pt-110axpt-120lcd interface with armmobile lcd displayhd44780 lcd 4 20hd44780lcd hd44780hd44780 lcd controllerdisplay controllerhd44780 lcdhd44780 lcd controller veriloghd44780 lcd display PDF

    PWM DC-DC ARM

    Abstract: AMBA Peripheral Bus decoder
    Contextual Info: ARM PrimeCell DC-DC Converter Interface PL160 Technical Reference Manual ARM DDI 0147D ARM PrimeCell™ DC-DC Converter Interface (PL160) Technical Reference Manual Copyright ARM Limited 1999. All rights reserved. Release information Change history


    Original
    pl1600147dpwm dc-dc armamba peripheral bus decoder PDF

    digital clock verilog code

    Abstract: sample verilog code for memory read verilog code for amba apb master verilog code for apb verilog code for amba apb bus verilog code for dma controller synchronous fifo design in verilog verilog code for transmitter dual port ram verilog amba APB verilog
    Contextual Info: Conforms to the IEC 60958 International Standard Programmable: supports both Receiver and Transmitter modes SPDIF-APB Data mode capabilities: Digital Audio Interface Megafunction o Supports sample rates from 3kHz to 192kHz with 98MHz SPDIF system clock o 20/24 bits per sample


    Original
    192khz98mhzdigital clock verilog codesample verilog code for memory read+8verilog code for amba apb masterverilog code for apbverilog code for amba apb busverilog code for dma controllersynchronous fifo design in verilogverilog code for transmitterdual port ram verilog ambaapb verilog PDF

    atmel h020

    Abstract: M25Pxxx state machine for ahb to apb bridge multiport memory controller A13 cristal ARM926EJ-S electrical ATMEL 0905 INPUT/atmel h020
    Contextual Info: SPEAr-09-H020 SPEAr Head ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC PRELIMINARY DATA Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates with


    Original
    spear-09-h020arm926ej-satmel h020m25pxxx+6state machine for ahb to apb bridgemultiport memory controllera13 cristalarm926ej-s electricalatmel 0905input/atmel h020 PDF

    atmel h020

    Abstract: atmel h022 atmel 0713 0x16000000 Atmel PART DATE CODE AA13 ARM926EJ-S MAC110 PBGA420 SPEAR-09-H022
    Contextual Info: SPEAR-09-H022 SPEAr Head200 ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD TCM, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates 16K LUT equivalent with 8 channels internal


    Original
    spear-09-h022head200arm926ej-s16-bit+8atmel h020atmel h022atmel 07130x16000000atmel part date codeaa13mac110pbga420 PDF