7-DS12
Abstract: 100-PIN 8051 c programming examples C8051F120
Contextual Info: C8051F120/1/2/3/4/5/6/7 High-Speed Mixed-Signal ISP FLASH MCU Family ANALOG PERIPHERALS - SAR ADC • 12-Bit C8051F120/1/4/5 • 10-Bit (C8051F122/3/6/7) • ± 1 LSB INL • Programmable Throughput up to 100 ksps • Up to 8 External Inputs; Programmable as Single-Ended or
|
Original
|
c8051f120/1/2/3/4/5/6/712-bitc8051f120/1/4/510-bit+5c8051f122/3/6/77-ds12100-pin8051 c programming examplesc8051f120
|
PDF
|
C8051F120DK
Abstract: c8051f124 interface with 64k SRAM codes CYGNAL motorola better program c8051F120 UART0 sample program c8051F120 UART0 transmit and receive program C8051F122
Contextual Info: C8051F120/1/2/3 C8051F124/5/6/7 Preliminary High-Speed Mixed-Signal ISP FLASH MCU ANALOG PERIPHERALS - SAR ADC • 12-Bit C8051F120/1/4/5 • 10-Bit (C8051F122/3/6/7) • ± 1 LSB INL • Programmable Throughput up to 100 ksps • Up to 8 External Inputs; Programmable as Single-Ended or
|
Original
|
c8051f120/1/2/3c8051f124/5/6/712-bitc8051f120/1/4/5+1310-bitc8051f122/3/6/7b-100cip-51mcs-51ds008-0c8051f120dkc8051f124 interface with 64k sram codescygnalmotorola better programc8051f120 uart0 sample programc8051f120 uart0 transmit and receive programc8051f122
|
PDF
|
c8051F120 UART0 sample program
Abstract: c8051F120 UART0 transmit and receive program C8051F130 Target Board C8051F120 CIP-51
Contextual Info: C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3 Mixed Signal ISP Flash MCU Family High Speed 8051 µC Core - Pipelined Instruction Architecture; Executes 70% of Analog Peripherals - 10 or 12-bit SAR ADC • ± 1 LSB INL • Programmable Throughput up to 100 ksps • Up to 8 External Inputs; Programmable as Single-
|
Original
|
c8051f120/1/2/3/4/5/6/7c8051f130/1/2/312-bitc8051f120 uart0 sample program+4c8051f120 uart0 transmit and receive programc8051f130 target boardc8051f120cip-51
|
PDF
|
c8051F120 UART0 transmit and receive program
Abstract: C8051F120-GQ c8051F120 UART0 sample program Firmware ir 8500 C8051F13x C8051F131-GQ C8051F132-GQ C8051F130 Target Board Firmware ir 8500 cross CIP-51
Contextual Info: C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3 Mixed Signal ISP Flash MCU Family Analog Peripherals - 10 or 12-bit SAR ADC - Programmable throughput up to 500 ksps 8 external inputs single-ended or differential Programmable amplifier gain: 4, 2, 1, 0.5 Two 12-bit DACs (‘F12x Only)
|
Original
|
c8051f120/1/2/3/4/5/6/7c8051f130/1/2/312-bitc8051f120 uart0 transmit and receive program+9c8051f120-gqc8051f120 uart0 sample programfirmware ir 8500c8051f13xc8051f131-gqc8051f132-gqc8051f130 target boardfirmware ir 8500 crosscip-51
|
PDF
|
CIP-51
Abstract: c8051f130-g-q C8051F120-GQ C8051F124-GQ
Contextual Info: C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3 Mixed Signal ISP Flash MCU Family Analog Peripherals - 10 or 12-bit SAR ADC - Programmable throughput up to 500 ksps 8 external inputs single-ended or differential Programmable amplifier gain: 4, 2, 1, 0.5 Two 12-bit DACs (‘F12x Only)
|
Original
|
c8051f120/1/2/3/4/5/6/7c8051f130/1/2/312-bitcip-51+3c8051f130-g-qc8051f120-gqc8051f124-gq
|
PDF
|
CYGNAL c8051f124
Abstract: c8051f124 interface with 64k SRAM codes C8051F124 DS008 C8051F120DK 100-PIN RD2003 MCS51 programming adapter
Contextual Info: C8051F120/1/2/3 C8051F124/5/6/7 Preliminary High-Speed Mixed-Signal ISP FLASH MCU ANALOG PERIPHERALS - SAR ADC • 12-Bit C8051F120/1/4/5 • 10-Bit (C8051F122/3/6/7) • ± 1 LSB INL • Programmable Throughput up to 100 ksps • Up to 8 External Inputs; Programmable as Single-Ended or
|
Original
|
c8051f120/1/2/3c8051f124/5/6/712-bitc8051f120/1/4/5+1310-bitc8051f122/3/6/7b-100cip-51mcs-51cygnal c8051f124c8051f124 interface with 64k sram codesc8051f124ds008c8051f120dk100-pinrd2003mcs51 programming adapter
|
PDF
|
c8051F120 UART0 transmit and receive program
Abstract: c8051F120 UART0 sample program MV1100 C8051F06x C8051F130 Target Board CIP-51 AIN24 1943 5200
Contextual Info: C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3 Mixed Signal ISP Flash MCU Family High Speed 8051 µC Core - Pipelined Instruction Architecture; Executes 70% of Analog Peripherals - 10 or 12-bit SAR ADC • ± 1 LSB INL • Programmable Throughput up to 100 ksps • Up to 8 External Inputs; Programmable as Single-
|
Original
|
c8051f120/1/2/3/4/5/6/7c8051f130/1/2/312-bitc8051f120 uart0 transmit and receive program+7c8051f120 uart0 sample programmv1100c8051f06xc8051f130 target boardcip-51ain241943 5200
|
PDF
|
8051 using I2C BUS interfacing ADC, DAC, memory
Abstract: variable dutycycle square wave generator circuit Loco 18.432 MHz Crystal Osc c8051F120 UART0 transmit and receive program ELLS 110 C8051F132-GQ c8051F120 UART0 sample program f125 resolver to digital converter SPI ir sensor interface with 8051
Contextual Info: C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3 Mixed Signal ISP Flash MCU Family Analog Peripherals - 10 or 12-bit SAR ADC - Programmable throughput up to 500 ksps 8 external inputs single-ended or differential Programmable amplifier gain: 4, 2, 1, 0.5 Two 12-bit DACs (‘F12x Only)
|
Original
|
c8051f120/1/2/3/4/5/6/7c8051f130/1/2/312-bit8051 using i2c bus interfacing adc, dac, memory+9variable dutycycle square wave generator circuitloco 18.432 mhz crystal oscc8051f120 uart0 transmit and receive programells 110c8051f132-gqc8051f120 uart0 sample programf125resolver to digital converter spiir sensor interface with 8051
|
PDF
|
CIP-51
Abstract: IR 126 D 24 c8051F120 UART0 sample program C8051F132
Contextual Info: High Speed 8051 µC Core - Pipelined Instruction Architecture; Executes 70% of - Instruction Set in 1 or 2 System Clocks 100 MIPS or 50 MIPS Throughput with On-chip PLL 2-cycle 16 x 16 MAC Engine C8051F120/1/2/3 and C8051F130/1/2/3 Only Memory - 8448 Bytes Internal Data RAM (8k + 256)
|
Original
|
c8051f120/1/2/3c8051f130/1/2/31024-byte100tqfp+664tqfpc8051f120/1/2/3/4/5/6/7cip-51ir 126 d 24c8051f120 uart0 sample programc8051f132
|
PDF
|
bank switch
Abstract: 22.1184 02BU c code for Sine Wave Generator using keil Sine Wave Generator using 8051 AN030 AN130 C8051F120 C8051F122 C8051F123
Contextual Info: AN130 C O D E B A N K I N G U S I N G T H E K E I L 8 0 5 1 TO O L S Relevant Devices This application note applies to the following devices: C8051F120, C8051F121, C8051F122, C8051F123, C8051F124, C8051F125, C8051F126, and C8051F127. Introduction The 8051 architecture supports a 64KB linear program memory space. Devices that have more than
|
Original
|
an130c8051f120c8051f121c8051f122+12c8051f123c8051f124c8051f125c8051f126c8051f127c8051f12xbank switch22.118402buc code for sine wave generator using keilsine wave generator using 8051an030
|
PDF
|
CIP-51
Abstract: c8051F120 datasheet c8051F120 UART0 sample program AN135 C8051F120 C8051F121 C8051F122 C8051F123 C8051F124 C8051F125
Contextual Info: AN135 C A C H E O P T I M I Z A T I O N S F O R C8051F12 X Relevant Devices Overview This application note applies to the following devices: The CIP-51 core implements a two stage pipeline for fetching and executing instructions. Figure 1 shows how the pipeline handles one and two cycle
|
Original
|
an135c8051f12cip-51c8051f120+8c8051f121c8051f122c8051f123c8051f124c8051f125c8051f126c8051f120 datasheetc8051f120 uart0 sample program
|
PDF
|
0xFd39
Abstract: 0X1680 0xB480 c8051F120 UART0 sample program C8051F124 C8051F125 C8051F126 C8051F127 0X185 0xb100
Contextual Info: AN142 FFT R O U T I N E S F O R T H E C8051F12 X F A M I L Y Relevant Devices This application note applies to the following devices: C8051F124, C8051F125, C8051F126, and C8051F127. multiplications, while the corresponding FFT requires only 192. Using this and other optimizations, an FFT can be calculated in a relatively short
|
Original
|
an142c8051f12c8051f124c8051f125+8c8051f126c8051f1270xfd390x16800xb480c8051f120 uart0 sample program0x1850xb100
|
PDF
|
Sine Wave Generator using 8051
Abstract: c8051F120 UART0 sample program AN043 AN143 C8051F120 C8051F121 C8051F122 C8051F123 C8051F124 C8051F125
Contextual Info: AN143 C O D E B A N K I N G U S I N G T H E TA S K I N G 8051 TO O L S Relevant Devices This application note applies to the following devices: C8051F120, C8051F121, C8051F122, C8051F123, C8051F124, C8051F125, C8051F126, and C8051F127. Introduction The 8051 architecture supports a 64KB linear program memory space. Devices that have more than
|
Original
|
an143c8051f120c8051f121c8051f122+9c8051f123c8051f124c8051f125c8051f126c8051f127c8051f12xsine wave generator using 8051c8051f120 uart0 sample programan043
|
PDF
|
FSQ510 Equivalent
Abstract: BTA12 6008 bta16 6008 ZIGBEE interface with AVR ATmega16 Precision triac control thermostat thyristor t 558 f eupec gw 5819 diode transistor a564 A564 transistor BSM25GP120 b2
Contextual Info: SEMICONDUCTORS MCU/MPU/DSP Atmel. . . . . . . . . 167, 168, 169, 170, 171, 172 Blackhawk. . . . . . . . . . . . . . . . . . . . . . . . . 173 Cyan . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 174 Cypress. . . . . . . . . . . . . . . 175, 176, 177, 178
|
Original
|
gp-20fsq510 equivalentbta12 6008bta16 6008+7zigbee interface with avr atmega16precision triac control thermostatthyristor t 558 f eupecgw 5819 diodetransistor a564a564 transistorbsm25gp120 b2
|
PDF
|
