BE4L Search Results
BE4L Price and Stock
Amphenol Corporation M28840/20CC1BBE4-LC- Bulk (Alt: M2884020CC1BBE4LC) |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
M28840/20CC1BBE4-LC | Bulk | 20 Weeks | 25 |
|
Get Quote | |||||
Amphenol Corporation M28840/21CA1CBE4-LC- Bulk (Alt: M2884021CA1CBE4LC) |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
M28840/21CA1CBE4-LC | Bulk | 20 Weeks | 25 |
|
Get Quote | |||||
Amphenol Corporation M28840/26CC1DBE4-LC- Bulk (Alt: M2884026CC1DBE4LC) |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
M28840/26CC1DBE4-LC | Bulk | 20 Weeks | 25 |
|
Get Quote | |||||
Amphenol Corporation M28840/20CD1CBE4-LC- Bulk (Alt: M2884020CD1CBE4LC) |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
M28840/20CD1CBE4-LC | Bulk | 20 Weeks | 25 |
|
Get Quote | |||||
Amphenol Corporation M28840/20CJ1ABE4-LC- Bulk (Alt: M2884020CJ1ABE4LC) |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
M28840/20CJ1ABE4-LC | Bulk | 20 Weeks | 25 |
|
Get Quote | |||||
BE4L Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
be5l
Abstract: CA3046 equivalent lg 15.6 pinout CA3046 CA3046M BE4L d143 T transistor
|
OCR Scan |
ca3045ca3046be5lca3046 equivalent+4 | |
BE5L
Abstract: CYD18S18V18 CYD09S36V18 CYD18S36V18 SKR 175 FullFlex36
|
Original |
be5lcyd18s18v18cyd09s36v18cyd18s36v18+2 | |
FullFlex36Contextual Info: FullFlex FullFlex Synchronous DDR Dual-Port SRAM Features • True dual-ported memory allows simultaneous access to the shared array from each port • Synchronous pipelined operation with selectable Double Data Rate DDR or Single Data Rate (SDR) operation on each port |
Original |
36-gb/s484-ball256-ballfullflex72+6 | |
FullFlex36Contextual Info: PRELIMINARY FullFlex Synchronous DDR Dual-Port SRAM Features • True dual-ported memory allows simultaneous access to the shared array from each port • Synchronous pipelined operation with selectable Double Data Rate DDR or Single Data Rate (SDR) operation on each port |
Original |
36-gb/s484-ball256-ballfullflex72+6 | |
FullFlex36Contextual Info: FullFlex FullFlex Synchronous DDR Dual-Port SRAM Features • True dual-ported memory allows simultaneous access to the shared array from each port • Synchronous pipelined operation with selectable Double Data Rate DDR or Single Data Rate (SDR) operation on each port |
Original |
36-gb/s484-ball256-ballfullflex72+6 | |
FullFlex36Contextual Info: CYDXXS72V18 CYDXXS36V18 CYDXXS18V18 FullFlex Synchronous SDR Dual Port SRAM FullFlex™ Synchronous SDR Dual Port SRAM Features Functional Description • True dual port memory enables simultaneous access the shared array from each port ■ Synchronous pipelined operation with single data rate SDR |
Original |
cydxxs72v18cydxxs36v18cydxxs18v1818-mbit+4 | |
|
Contextual Info: CYD04S72V CYD09S72V CYD18S72V FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM Functional Description Features • True dual-ported memory cells that allow simultaneous access of the same memory location ■ Synchronous pipelined operation ■ Family of 4 Mbit, 9 Mbit, and 18 Mbit devices |
Original |
cyd04s72vcyd09s72vcyd18s72vflex72+2 | |
BE5L
Abstract: CYD04S72V CYD09S72V CYD18S72V DQ60L
|
Original |
cyd04s72vcyd09s72vcyd18s72vflex72tm+5 | |
be5lContextual Info: CYD04S72V CYD09S72V CYD18S72AV FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM Features Functional Description • True dual-ported memory cells that allow simultaneous access of the same memory location The FLEx72 family includes 4-Mbit, 9-Mbit and 18-Mbit |
Original |
cyd04s72vcyd09s72vcyd18s72avflex72tm+6 | |
FullFlex36Contextual Info: CYDXXS72V18 CYDXXS36V18 CYDXXS18V18 FullFlex Synchronous SDR Dual Port SRAM FullFlex™ Synchronous SDR Dual Port SRAM Features Functional Description • True dual port memory enables simultaneous access the shared array from each port ■ Synchronous pipelined operation with single data rate SDR |
Original |
cydxxs72v18cydxxs36v18cydxxs18v1818-mbit+4 | |
FullFlex36
Abstract: CYDXXS36V18 400 OHM RESISTOR DQ67
|
Original |
cydxxs72v18cydxxs36v18cydxxs18v1818-mbit+6 | |
CYD18S18V18
Abstract: FullFlex36 CYD09S36V18 CYD18S36V18 ARRAY VCSEL
|
Original |
36-gb/s484-ball256-ballfullflex72+8 | |
FullFlex36Contextual Info: PRELIMINARY FullFlex Synchronous SDR Dual-Port SRAM Features • True dual-ported memory allows simultaneous access to the shared array from each port • Synchronous pipelined operation with Single Data Rate SDR operation on each port — SDR interface at 250 MHz |
Original |
36-gb/s484-ball256-ballfullflex72+7 | |
TMS 1070 NL
Abstract: BE5L NA820 str 350-430 FullFlex36 CYD04S18V18 CYD36S18V18-133BGI CYD36S36V18-133BGI CYD36S72V18-133BGI tca 780
|
Original |
36-gb/s484-ball256-ballfullflex72+13 | |
|
|
|||
DQ12-DQ15
Abstract: CYDXXS36V18 16-SD FullFlex36
|
Original |
18-mbit36-mbitcydxxs36v18cydxxs18v18+7 | |
be5l
Abstract: CYD18S72V-133BBI CYD04S72V CYD09S72V CYD18S72V
|
Original |
cyd04s72vcyd09s72vcyd18s72vflex72tm+6 | |
|
Contextual Info: HIGH-SPEED 2.5V 256/128K x 72 IDT70T3719/99M SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE Features: ◆ ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Port memory cells which allow simultaneous access of the same memory location High-speed data access |
Original |
256/128kidt70t3719/99m166mhz133mhz+4 | |
FullFlex36Contextual Info: CYDXXS72V18 CYDXXS36V18 CYDXXS18V18 FullFlex Synchronous SDR Dual Port SRAM FullFlex™ Synchronous SDR Dual Port SRAM Features Functional Description • True dual port memory enables simultaneous access the shared array from each port ■ Synchronous pipelined operation with single data rate SDR |
Original |
cydxxs72v18cydxxs36v18cydxxs18v1872-bit+3 | |
CYD18S72V-133BBI
Abstract: CYD04S72V CYD09S72V CYD18S72V BE6R DQ49L
|
Original |
cyd04s72vcyd09s72vcyd18s72vflex72tm+7 | |
be5l
Abstract: AN5296 Application of the CA3018 CA3046 CA3045 CA3046 equivalent Harris CA3018 CA3045/3
|
OCR Scan |
ca3045ca3046be5lan5296 application of the ca3018+3 | |
BE5L
Abstract: O41L be5r BE6R O48R O71R
|
Original |
256/128kidt70t3719/99m166mhz133mhz+10 | |
FullFlex36Contextual Info: FullFlex PRELIMINARY FullFlex Synchronous SDR Dual-Port SRAM Features • True dual-ported memory allows simultaneous access to the shared array from each port • Synchronous pipelined operation with SDR operation on each port — Single Data Rate SDR interface at 250 MHz |
Original |
36-gb/s484-ball256-ballfullflex72+7 | |
FullFlex36
Abstract: TMS 1070 NL
|
Original |
36-gb/s484-ball256-ballfullflex72+8 | |
be5lContextual Info: CYD04S72V CYD09S72V CYD18S72AV FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM Features Functional Description • True dual-ported memory cells that allow simultaneous access of the same memory location The FLEx72™ family includes 4-Mbit, 9-Mbit and 18-Mbit |
Original |
cyd04s72vcyd09s72vcyd18s72avflex72tm+5 | |