XC6SLX150T-FGG900-3
Abstract: Xilinx ISE Design Suite 14.2 state machine axi 3 protocol state machine diagram for axi bridge XC6SLX150T-FGG900 AMBA AHB to AXI XC6SL ahb to axi axi bridge
Contextual Info: LogiCORE IP AHB Lite to AXI Bridge v1.00a DS825 October 16, 2012 Product Specification Introduction LogiCORE IP Facts Table The AMBA Advanced Microcontroller Bus Architecture AHB-Lite (Advanced High Performance Bus) to AXI (Advanced extensible interface) bridge translates AHB-Lite
|
Original
|
ds825zynqtm-7000xc6slx150t-fgg900-3xilinx ise design suite 14.2+7state machine axi 3 protocolstate machine diagram for axi bridgexc6slx150t-fgg900amba ahb to axixc6slahb to axiaxi bridge
|
PDF
|
state machine axi 3 protocol
Abstract: XC6VLX130TFF1156 state machine axi state machine diagram for axi bridge xc6vlx130tff1156-1 axi4 DS827 XC6VLX130T-FF1156-1 AMBA AHB bus protocol CSAX
Contextual Info: LogiCORE IP AXI to AHB-Lite Bridge v1.01a DS827 July 25, 2012 Product Specification Introduction LogiCORE IP Facts Table The AMBA (Advanced Microcontroller Bus Architecture) AXI (Advanced eXtensible Interface) to AHB-Lite (Advanced High Performance Bus) Bridge
|
Original
|
ds827zynqtm-7000state machine axi 3 protocolxc6vlx130tff1156+7state machine axistate machine diagram for axi bridgexc6vlx130tff1156-1axi4xc6vlx130t-ff1156-1amba ahb bus protocolcsax
|
PDF
|
XC6SL
Abstract: XC7K410T axi master PLBv46 slave DS711
Contextual Info: n LogiCORE IP PLBV46 to AXI Bridge v2.01.a DS711 July 25, 2012 Product Specification Introduction LogiCORE IP Facts Table The Processor Local Bus (PLB v4.6) to Advanced Microcontroller Bus Architecture (AMBA ) Advanced eXtensible Interface (AXI) Bridge translates PLBV46
|
Original
|
plbv46ds711zynqtm-7000xc6sl+3xc7k410taxi masterplbv46 slave
|
PDF
|
g17g2
Abstract: state machine axi 3 protocol state machine diagram for axi bridge state machine axi DS712 G17G-2 AMBA AXI specifications 17256 XILINX
Contextual Info: LogiCORE IP AXI PLBv46 Bridge v2.02.a DS712 July 25, 2012 Product Specification Introduction LogiCORE IP Facts Table The Advanced Microcontroller Bus Architecture (AMBA ) Advanced eXtensible Interface (AXI4) to Processor Local Bus (PLB v4.6) Bridge translates AXI
|
Original
|
plbv46ds71232/64-bitzynqtm-7000+7g17g2state machine axi 3 protocolstate machine diagram for axi bridgestate machine axig17g-2amba axi specifications17256 xilinx
|
PDF
|
AMBA AXI4 verilog code
Abstract: AMBA AXI specifications AMBA AXI4 pci to pci bridge verilog code Xilinx DS820 system verilog pcie microblaze state machine diagram for axi bridge Xilinx Virtex6 Design Kit 0X138
Contextual Info: LogiCORE IP AXI EP Bridge for PCI Express v1.01.a DS820 October 19, 2011 Product Specification Introduction t LogiCORE IP Facts Table The Advanced eXtensible Interface (AXI) Endpoint (EP) Bridge for PCI Express is an interface between the AXI4 bus and PCI Express. Definitions and
|
Original
|
ds82064-bit32-bittheamba axi4 verilog code+9amba axi specificationsamba axi4pci to pci bridge verilog codexilinx ds820system verilogpcie microblazestate machine diagram for axi bridgexilinx virtex6 design kit0x138
|
PDF
|
SPARTAN-6 GTP
Abstract: msi g31 axi wrapper state machine diagram for axi bridge programmed fpga diagram and state machine axi 3 protocol XC6SLX4 DS820 MSIE PCIE interface
Contextual Info: LogiCORE IP AXI Bridge for PCI Express v1.03.a DS820 April 24, 2012 Product Specification Introduction t LogiCORE IP Facts Table The Advanced eXtensible Interface (AXI) Root Port/Endpoint (RP/EP) Bridge for PCI Express is an interface between the AXI4 and PCI Express.
|
Original
|
ds820spartan-6 gtpmsi g31axi wrapper+6state machine diagram for axi bridgeprogrammed fpga diagram andstate machine axi 3 protocolxc6slx4msiepcie interface
|
PDF
|
fpga cdma ip vhdl examples
Abstract: DS792 AMBA AXI4 stream specifications xc6vlx240t XPS Central DMA cdma system implementation fpga cdma by vhdl examples
Contextual Info: LogiCORE IP AXI Central Direct Memory Access v3.02.a DS792 January 18, 2012 Product Specification Introduction LogiCORE IP Facts Table The Advanced eXtensible Interface Central Direct Memory Access (AXI CDMA) core is a soft Xilinx Intellectual Property (IP) core for use with the Xilinx
|
Original
|
ds792fpga cdma ip vhdl examplesamba axi4 stream specificationsxc6vlx240t+3xps central dmacdma system implementationfpga cdma by vhdl examples
|
PDF
|
AMBA AXI4 stream specifications
Abstract: state machine axi 3 protocol state machine axi Xilinx ISE Design Suite
Contextual Info: LogiCORE IP AXI Slave Burst v1.00b DS769 October 16, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP AXI Slave Burst core provides an interface between the AXI4 memory-mapped interface and the IP interconnect interface. This core is designed
|
Original
|
ds769plbv46zynqtm-7000amba axi4 stream specifications+3state machine axi 3 protocolstate machine axixilinx ise design suite
|
PDF
|
|
Contextual Info: LogiCORE IP AXI Quad Serial Peripheral Interface AXI Quad SPI v2.00a DS843 December 18, 2012 Product Specification Introduction LogiCORE IP Facts The AXI Quad SPI connects the AXI4 interface to those SPI slave devices that support Standard, Dual or Quad
|
Original
|
ds843m68hc11zynq-7000 |
PDF
|
XC7K325TFFG900
Abstract: W25Q64VSFIG WINBOND W25Q80 SPARTAN 6 spi numonyx XPS ipic burst axi4 example Quad SPI N25Q256 NUMONYX xilinx spi XC7V285TFFG784-3 XC7K325T-ffg900
Contextual Info: LogiCORE IP AXI Quad Serial Peripheral Interface AXI Quad SPI (v2.00a) DS843 July 25, 2012 Product Specification Introduction LogiCORE IP Facts The AXI Quad SPI connects the AXI4 interface to those SPI slave devices that support Standard, Dual or Quad
|
Original
|
ds843m68hc11zynq-7000xc7k325tffg900+9w25q64vsfigwinbond w25q80spartan 6 spi numonyxxps ipic burst axi4 examplequad spin25q256numonyx xilinx spixc7v285tffg784-3xc7k325t-ffg900
|
PDF
|
XC7K325TFFG900
Abstract: XC7K325TFFG900-2 kintex7 XC7K325TFFG900 -2
Contextual Info: 28 AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Data Sheet DS669 v2.0 April 23, 2013 Product Specification Introduction The KC705 Embedded Kit MicroBlaze Processor Subsystem showcases various features of the KC705 evaluation board.
|
Original
|
kc705ds669xc7k325tffg900xc7k325tffg900-2+2kintex7xc7k325tffg900 -2
|
PDF
|
XC7K325TFFG900-2
Abstract: XC7K325TFFG900 PC28F00AP30TF XC7K325T-ffg900 pc28f00ap30 adv7511 pcie microblaze RS232-UART pc28f00 DSP48E1s
Contextual Info: 29 AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Data Sheet DS669 v1.1 November 2, 2012 Product Specification Introduction The KC705 Embedded Kit MicroBlaze Processor Subsystem showcases various features of the KC705 evaluation board.
|
Original
|
kc705ds669xc7k325tffg900-2xc7k325tffg900+8pc28f00ap30tfxc7k325t-ffg900pc28f00ap30adv7511pcie microblazers232-uartpc28f00dsp48e1s
|
PDF
|
AMBA AXI verilog code
Abstract: BP140 TSMC single port sram ARM SRAM compiler CL013G AMBA file write AXI verilog code tsmc sram ARM verilog code ARM single port SRAM compiler 16384x32
Contextual Info: PrimeCell Infrastructure AMBA 3 AXI Internal Memory Interface BP140 Revision: r0p0 Technical Overview ™ This technical overview describes the functionality of the AXI internal memory interface in the following sections: • Preliminary material on page 2
|
Original
|
bp140amba axi verilog codetsmc single port sramarm sram compiler+6cl013gamba file write axi verilog codetsmc sramarm verilog codearm single port sram compiler16384x32
|
PDF
|
XC6SLX16-2CSG324
Abstract: IPIF XC6SLX16-2 AMBA AXI designer user guide axi interrupt xilinx XC6VLX130T-1-FF1156 XPS ipic axi DS768 XILINX ipic axi XC7K410TFFG676-3
Contextual Info: LogiCORE IP AXI GPIO v1.01.b DS744 July 25, 2012 Product Specification Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP Advanced eXtensible Interface General Purpose Input/Output (AXI GPIO) core provides a general purpose input/output interface
|
Original
|
ds74432-bitzynqtm-7000xc6slx16-2csg324+9ipifxc6slx16-2amba axi designer user guideaxi interrupt xilinxxc6vlx130t-1-ff1156xps ipic axids768xilinx ipic axixc7k410tffg676-3
|
PDF
|
|
|
28F00AP30
Abstract: 28F00AP30TF IS61LVPS25636A XC6SL* MEMORY NUMONYX XILINX ipic axi DW10A emc core Spartan-6 FPGA
Contextual Info: LogiCORE IP AXI External Memory Controller v1.03a DS762 October 16, 2012 Product Specification Introduction LogiCORE IP Facts Table The AXI External Memory Controller EMC IP core provides a control interface for external synchronous, asynchronous SRAM, Flash and PSRAM/Cellular RAM
|
Original
|
ds762zynqtm-700028f00ap3028f00ap30tf+7is61lvps25636axc6sl* memorynumonyxxilinx ipic axidw10aemc corespartan-6 fpga
|
PDF
|
d5200c
Abstract: RAMB16BWER vhdl code SECDED Xilinx ISE Design Suite 14.2 XC6SLX45T RAMB18E1
Contextual Info: LogiCORE IP AXI Block RAM BRAM Controller (v1.03a) DS777 July 25, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP AXI Block RAM (BRAM) Controller is a soft IP core for use with the Xilinx Vivado™ Design Suite, Embedded Development Kit
|
Original
|
ds777zynqtm-7000d5200cramb16bwer+4vhdl code secdedxilinx ise design suite 14.2xc6slx45tramb18e1
|
PDF
|
XC6SLX45t-fgg484
Abstract: XC6VLX240T-FF1156 xc6vlx240tff1156-1 AMBA AXI4 stream specifications XC6VLX240T-FF1156-1 xc6vlx240tff1156 xc6slx45tfgg484 XC6SLX45T kintex 7 AMBA AXI designer user guide
Contextual Info: LogiCORE IP ChipScope AXI Monitor v3.01.a DS810 October 19, 2011 Product Specification Introduction LogiCORE IP Facts Table The ChipScope AXI Monitor core is designed to monitor and debug AXI interfaces. The core allows the probing of any signals going from a peripheral to the
|
Original
|
ds810xc6slx45t-fgg484xc6vlx240t-ff1156xc6vlx240tff1156-1+7amba axi4 stream specificationsxc6vlx240t-ff1156-1xc6vlx240tff1156xc6slx45tfgg484xc6slx45tkintex 7amba axi designer user guide
|
PDF
|
XC6SLX
Abstract: 2ffg1157 xps usb2 XC6SLX150
Contextual Info: LogiCORE IP AXI Universal Serial Bus 2.0 Device v3.00a DS785 October 19, 2011 Product Specification Introduction LogiCORE IP Facts Table The Xilinx Universal Serial Bus 2.0 High Speed Device with an AMBA® AXI interface enables USB connectivity to a design using a minimal amount of resources. This
|
Original
|
ds785zynqtm-7000xc6slx2ffg1157+2xps usb2xc6slx150
|
PDF
|
|
Contextual Info: Product Brief IGLOO2 FPGAs Microsemi’s IGLOO 2 FPGAs integrate fourth generation flash-based FPGA fabric and high-performance communications interfaces on a single chip. The IGLOO2 family is the industry’s lowest power, most reliable and highest security programmable logic
|
Original
|
51700121pb-5/12 |
PDF
|
icape2
Abstract: spartan 6 LX150 fifo generator xilinx spartan super8 circuit Spartan-6 axi crossbar
Contextual Info: LogiCORE IP AXI HWICAP v2.01.a DS817 October 19, 2011 Product Specification Introduction LogiCORE IP Facts Table This product specification describes the functionality of the Xilinx LogiCORE Intellectual Property (IP) Advanced eXtensible Interface (AXI) HWICAP
|
Original
|
ds817icape2spartan 6 lx150fifo generator xilinx spartan+3super8 circuitspartan-6axi crossbar
|
PDF
|
XC6SLX45t-fgg484
Abstract: XC6VLX240T-FF1156 awid communication protocol axi wrapper xc6slx45tfgg484 AXI4 verilog TM7000 Datasheet
Contextual Info: LogiCORE IP ChipScope AXI Monitor v3.03.a DS810 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The ChipScope AXI Monitor core is designed to monitor and debug AXI interfaces. The core allows the probing of any signals going from a peripheral to the
|
Original
|
ds810tm-7000xc6slx45t-fgg484xc6vlx240t-ff1156+5awid communication protocolaxi wrapperxc6slx45tfgg484axi4 verilogtm7000 datasheet
|
PDF
|
xc6s
Abstract: XC7K410T tlr1
Contextual Info: LogiCORE IP AXI Timer axi_timer (v1.03.a) DS764 July 25, 2012 Product Specification Introduction LogiCORE IP Facts This document describes the specifications for a Advanced Microcontroller Bus Architecture (AMBA ) specification’s Advanced eXtensible Interface (AXI)
|
Original
|
ds76432/64-bitzynqtm-7000xc6s+2xc7k410ttlr1
|
PDF
|
Xilinx Spartan-6 LX4
Abstract: DS817 spartan6 jtag instruction spartan 6 LX150 fifo generator xilinx spartan state machine axi axi crossbar Xilinx Spartan 6 LX75 icape2 state machine axi 3 protocol
Contextual Info: LogiCORE IP AXI HWICAP v2.02.a DS817 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP Advanced eXtensible Interface (AXI) HWICAP (Hardware Internal Configuration Access Port) core for the AXI Interface
|
Original
|
ds817zynqtm-7000xilinx spartan-6 lx4spartan6 jtag instruction+7spartan 6 lx150fifo generator xilinx spartanstate machine axiaxi crossbarxilinx spartan 6 lx75icape2state machine axi 3 protocol
|
PDF
|
M2S050-1FG484I
Abstract: M2s010-fgg484 axi interface ddr3 memory controller M2S050-FG484 M2S050T-1FG484I M2S120T-1FC1152I SECDED M2S005-VF400 M2S010T-FGG484 M2S050T-FG896
Contextual Info: Product Brief SmartFusion2 System-on-Chip FPGAs Microsemi’s SmartFusion 2 SoC FPGAs integrate fourth generation flash-based FPGA fabric, an ARM® Cortex -M3 processor, and high performance communications interfaces on a single chip. The SmartFusion2 family is the industry’s lowest power, most
|
Original
|
51700115pb-5/2m2s050-1fg484im2s010-fgg484axi interface ddr3 memory controller+7m2s050-fg484m2s050t-1fg484im2s120t-1fc1152isecdedm2s005-vf400m2s010t-fgg484m2s050t-fg896
|
PDF
|
