Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    AVDD10 Search Results

    AVDD10 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: TFP401, TFP401A TI PanelBus DIGITAL RECEIVER SLDS120 - MARCH 2000 D D D D D D D Supports UXGA Resolution Output Pixel Rates Up to 165 MHz Digital Visual Interface (DVI) Specification Compliant1 True-Color, 24 Bit/Pixel, 16.7M Colors at 1 or 2-Pixels Per Clock


    Original
    tfp401tfp401aslds120 PDF

    Contextual Info: TFP403 TI PanelBus DIGITAL RECEIVER SLDS125A − DECEMBER 2000 − REVISED OCTOBER 2002 D Supports UXGA Resolution Output Pixel D D D D D D 4x Over-Sampling for Reduced Bit-Error Rates up to 165 MHz Digital Visual Interface (DVI 1.0) Specification Compliant1


    Original
    tfp403slds125atfp501 PDF

    Theta-JC

    Contextual Info: TFP401, TFP401A TI PanelBus DIGITAL RECEIVER SLDS120B - MARCH 2000 − REVISED JUNE 2003 D Supports UXGA Resolution D D D D D D Reduced Power Consumption − 1.8 V Core Output Pixel Rates Up to 165 MHz Digital Visual Interface (DVI) Specification Compliant1


    Original
    tfp401tfp401aslds120btheta-jc PDF

    RGB888-to-YUV444

    Abstract: gmZan1 C3020-DSR-01C gmzrx1 GM3020-H YUV444 schematic diagram dvi to composite 3020h EB422 Genesis Microchip osd
    Contextual Info: DATA SHEET gm3020-NH/gm3020-H Sections in this document and all other related documentation that mention HDCP refer only to the gm3020-H HDCP-enabled chip. All other sections apply to both the gm3020-H chip and the gm3020-HN (non-HDCP) chip. C3020-DAT-01F


    Original
    gm3020-nh/gm3020-hgm3020-hgm3020-hnc3020-dat-01f+11c3020-dat00gm3020-nhrgb888-to-yuv444gmzan1c3020-dsr-01cgmzrx1yuv444schematic diagram dvi to composite3020heb422genesis microchip osd PDF

    TFP401

    Abstract: 401A TFP401A TFP401APZP TFP401PZP 100-PIN HSYNC, VSYNC, DE, input, output
    Contextual Info: TFP401, TFP401A TI PanelBus DIGITAL RECEIVER SLDS120A - MARCH 2000 – REVISED JUNE 2000 D D D D D D D Supports UXGA Resolution Output Pixel Rates Up to 165 MHz Digital Visual Interface (DVI) Specification Compliant1 True-Color, 24 Bit/Pixel, 16.7M Colors at


    Original
    tfp401tfp401aslds120a401a+4tfp401apzptfp401pzp100-pinhsync, vsync, de, input, output PDF

    rk903

    Abstract: DTC34LM85A CE7121MM33 ALC5631 DTC34LM85 ESDA6V8 DTC34LM85AL CM3217 QFN48 6x6 ALC5631Q
    Contextual Info: 5 4 C B 2 1 PCB POWER WIRE WIDTH INDICATE CONTENT INDEXING D 3 01. INDEX 02.Modify note 03.Block Diagram 04.SYSTEM POWER DIAGRAM 05.DC/CHARG 06.SYSTEM POWER 07.USB OTG/VIB 08.DDR3 09.FLASH/SD 10.GPIO 11.AUDIO 12.LCD PANEL 13.TOUCH PANEL 14.HDMI/ATSC 15.CAMERA/G_SENSOR/KEY/COMP/IR


    Original
    94milr0402rk3066bcm4751+11bga100-7x7rk903dtc34lm85ace7121mm33alc5631dtc34lm85esda6v8dtc34lm85alcm3217qfn48 6x6alc5631q PDF

    LCD Panel Control Signal

    Abstract: circuit diagram of stag 300
    Contextual Info: TFP401A-EP SLDS160A – MARCH 2009 – REVISED JULY 2011 www.ti.com TI PanelBus DIGITAL RECEIVER Check for Samples: TFP401A-EP FEATURES 1 • 2 • • • • • • • • • • 1 (2) (3) Supports Pixel Rates Up to 165 MHz (including 1080p and WUXGA at 60Hz)


    Original
    tfp401a-epslds160a1080p18-mm+2lcd panel control signalcircuit diagram of stag 300 PDF

    tft monitor schematic

    Contextual Info: Not Recommended for New Designs TFP101, TFP101A TI PanelBus DIGITAL RECEIVER SLDS119C - MARCH 2000 − REVISED OCTOBER 2003 D Supports XGA Resolution D D D D D D Reduced Power Consumption − 1.8 V Core Output Pixel Rates Up to 86 MHz Digital Visual Interface (DVI) Specification


    Original
    tfp101tfp101aslds119ctft monitor schematic PDF

    Contextual Info: PI3VDP411LST Digital Video Level Shiter for dual mode DP signals w/ inverting bufer for HPD signal Features Description Î Converts low-swing AC coupled diferential input to HDMI Pericom Semiconductor’s PI3VDP411LST provides the ability to use a Dual-mode Display Port transmitter in HDMI mode.


    Original
    pi3vdp411lst48-pinpd-2080pi3vdp411lstzde+2pi3vdp411lstzbeps8906g PDF

    ad738

    Abstract: RNG10
    Contextual Info: PRELIMINARY TECHNICAL DATA 2-Channel, ±10V Input Range, High Throughput, 24-Bit ∑-∆ ∆ ADC Preliminary Technical Data AD7732 a FEATURES High Resolution ADC 24 Bits No Missing Codes ±0.0015% Nonlinearity Self-Calibration Optimized for fast channel switching


    Original
    24-bitad7732300hz37vcommon+2ad738rng10 PDF

    100-PIN

    Abstract: TFP101 TFP101A TFP101APZP TFP101PZP CIRCUIT DIAGRAM OF 9 INCH TFT MONITOR
    Contextual Info: TFP101, TFP101A TI PanelBus DIGITAL RECEIVER SLDS119A - MARCH 2000 – REVISED JUNE 2000 D Supports XGA Resolution D D D D D D Reduced Power Consumption – 1.8 V Core Output Pixel Rates Up to 86 MHz Digital Visual Interface (DVI) Specification Compliant1


    Original
    tfp101tfp101aslds119a100-pin+3tfp101apzptfp101pzpcircuit diagram of 9 inch tft monitor PDF

    ADUC7025

    Abstract: modem transformer - modem transformers pcb tie str microcontroller based PWM inverters ARM7 MICROCONTROLLER induction motor speed control
    Contextual Info: Precision Analog Microcontroller 12-bit Analog I/O and PWM, ARM7TDMI MCU Preliminary Technical Data ADuC7024/ADuC7025 FEATURES 2 X General Purpose Timers Wake-up and Watchdog Timers Power Supply Monitor Three-phase 16-bit PWM generator PLA – Programmable Logic Array


    Original
    12-bitaduc7024/aduc702510-channelsaduc7024+712-channelsaduc702520ppm/16/32-bitmodem transformer - modem transformers pcb tie strmicrocontroller based pwm invertersarm7 microcontroller induction motor speed control PDF

    Contextual Info: Not Recommended for New Designs TFP101, TFP101A TI PanelBus DIGITAL RECEIVER SLDS119C - MARCH 2000 − REVISED OCTOBER 2003 D Supports XGA Resolution D D D D D D Reduced Power Consumption − 1.8 V Core Output Pixel Rates Up to 86 MHz Digital Visual Interface (DVI) Specification


    Original
    tfp101tfp101aslds119c PDF

    Contextual Info: TFP403 TI PanelBus DIGITAL RECEIVER SLDS125B − DECEMBER 2000 − REVISED MAY 2011 D 4x Over-Sampling for Reduced Bit-Error D Supports Pixel Rates Up to 165MHz D D D D D Including 1080p and WUXGA at 60 Hz Digital Visual Interface (DVI 1.0) Specification Compliant1


    Original
    tfp403slds125b165mhz1080p+1tfp501 PDF

    B62KB

    Abstract: Programmable logic array ADUC7026 user manual TRACE INVERTER MODEL 2524
    Contextual Info: Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU ADuC702x Series Preliminary Technical Data FEATURES 4 X General Purpose Timers Wake-up and Watchdog Timers Power Supply Monitor Three-phase 16-bit PWM generator* PLA – Programmable Logic Array


    Original
    12-bit20ppm/16/32-bit44mhz+996mhz64-leadst-64-280-leadst-80-1b62kbprogrammable logic arrayaduc7026 user manualtrace inverter model 2524 PDF

    100-PIN

    Abstract: TFP201 TFP201A TFP201APZP TFP201PZP
    Contextual Info: Not Recommended for New Designs TFP201, TFP201A TI PanelBus DIGITAL RECEIVER SLDS116A - MARCH 2000 − REVISED JUNE 2000 D Supports SXGA Resolution D D D D D D Reduced Power Consumption − 1.8 V Core Output Pixel Rates Up to 112 MHz Digital Visual Interface (DVI) Specification


    Original
    tfp201tfp201aslds116a100-pin+2tfp201apzptfp201pzp PDF

    S-PQFP-G100 Package footprint

    Abstract: S-PQFP-G100 Package powerPAD layout TFP403 TFP501
    Contextual Info: TFP403 TI PanelBus DIGITAL RECEIVER SLDS125A – DECEMBER 2000 – REVISED OCTOBER 2002 D Supports UXGA Resolution Output Pixel D D D D D D 4x Over-Sampling for Reduced Bit-Error Rates up to 165 MHz Digital Visual Interface (DVI 1.0) Specification Compliant1


    Original
    tfp403slds125atfp501s-pqfp-g100 package footprint+1s-pqfp-g100 package powerpad layout PDF

    RTL8211E

    Abstract: Marvell 88E1116R TC7SZ08AFEAPE TLA-6T213HF C5855 88E1116R 57B8 PP3V42 NTC 15D-7 u9701
    Contextual Info: 8 6 7 REV ZONE ECN ENG APPD DESCRIPTION OF CHANGE DATE M97A MLB SCHEMATIC C 681298 PRODUCTION RELEASED DATE 03/11/09 ? REFERENCED FROM T18 03/11/2009 D .csa Date Page TABLE_TABLEOFCONTENTS_HEAD TABLE_TABLEOFCONTENTS_ITEM TABLE_TABLEOFCONTENTS_ITEM TABLE_TABLEOFCONTENTS_ITEM


    Original
    rtl8211emarvell 88e1116rtc7sz08afeapetla-6t213hf+6c585588e1116r57b8pp3v42ntc 15d-7u9701 PDF

    ISL6259

    Abstract: transistor C3229 ISL6258AHRTZ transistor c6074 ISL9504BCRZ of transistor c2570 transistor c3300 c3228 transistor transistor c3150 c2570 transistor
    Contextual Info: 8 7 6 5 4 3 2 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%. 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS. 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ. 1 REV ECN DESCRIPTION OF REVISION C 0000813234 CK APPD DATE PRODUCTION RELEASED 2009-11-01


    Original
    isl6259transistor c3229isl6258ahrtztransistor c6074+6isl9504bcrzof transistor c2570transistor c3300c3228 transistortransistor c3150c2570 transistor PDF

    Contextual Info: TFP403 TI PanelBus DIGITAL RECEIVER SLDS125B − DECEMBER 2000 − REVISED MAY 2011 D Supports Pixel Rates Up to 165MHz D D D D D D 4x Over-Sampling for Reduced Bit-Error Including 1080p and WUXGA at 60 Hz Digital Visual Interface (DVI 1.0) Specification Compliant1


    Original
    tfp403slds125b165mhz1080p+1tfp501 PDF

    LC75010

    Abstract: LC75010W DI-168 N7349 sanyo ccb do45 SQFP100 3181-C DEDEKIND
    Contextual Info: Ordering number : ENN7349 CMOS IC LC75010W LC75010W Car Audio DSP Package Dimensions unit: mm 3181C-SQFP100 [LC75010W] 16.0 0.5 14.0 51 76 50 100 26 1 0.5 0.2 25 16.0 75 14.0 • Hardware Functions — Analog source selector BTL:1ch, OTL:3 ch — 20 bits A/D (2ch)


    Original
    enn7349lc75010w3181c-sqfp100n7349-12/12+8lc75010di-168n7349sanyo ccbdo45sqfp1003181-cdedekind PDF

    Contextual Info: Not Recommended for New Designs TFP201, TFP201A TI PanelBus DIGITAL RECEIVER SLDS116A - MARCH 2000 − REVISED JUNE 2000 D Supports SXGA Resolution D D D D D D Reduced Power Consumption − 1.8 V Core Output Pixel Rates Up to 112 MHz Digital Visual Interface (DVI) Specification


    Original
    tfp201tfp201aslds116a PDF

    Contextual Info: TFP201, TFP201A TI PanelBus DIGITAL RECEIVER SLDS116A - MARCH 2000 − REVISED JUNE 2000 D Supports SXGA Resolution D D D D D D Reduced Power Consumption − 1.8 V Core Output Pixel Rates Up to 112 MHz Digital Visual Interface (DVI) Specification Compliant1


    Original
    tfp201tfp201aslds116a PDF

    5 inch LCD panel

    Contextual Info: TFP401, TFP401A TI PanelBus DIGITAL RECEIVER SLDS120B - MARCH 2000 − REVISED JUNE 2003 D Supports UXGA Resolution D D D D D D Reduced Power Consumption − 1.8 V Core Output Pixel Rates Up to 165 MHz Digital Visual Interface (DVI) Specification Compliant1


    Original
    tfp401tfp401aslds120b5 inch lcd panel PDF