AN-1041
Abstract: AN-1059 AN-1084 AN-1109 AN-905 AN1109 AN100883-2
Contextual Info: CHANNEL-LINK OPERATION The Channel-Link chipset is configured to provide high speed data transmission over a reduced size interconnect. With the 7 to 1 mux/demux architecture cable and connector reductions of up to 80% are possible. LVDS also provides a low noise system due to the use of current mode LVDS line
|
Original
|
an100883an-1041an-1059an-1084+4an-1109an-905an1109an100883-2
|
PDF
|
AN-1041
Abstract: AN-1059 AN-1084 AN-1109 AN-905 AN100883
Contextual Info: National Semiconductor Application Note 1109 John Goldie Michael Hinh May 1998 CHANNEL-LINK OPERATION The Channel-Link chipset is configured to provide high speed data transmission over a reduced size interconnect. With the 7 to 1 mux/demux architecture cable and connector
|
Original
|
load959an-1041an-1059an-1084+3an-1109an-905an100883
|
PDF
|
AN-1041
Abstract: AN-905 AN-1059 AN-1084 AN-1109
Contextual Info: National Semiconductor Application Note 1109 John Goldie Michael Hinh May 1998 CHANNEL-LINK OPERATION The Channel-Link chipset is configured to provide high speed data transmission over a reduced size interconnect. With the 7 to 1 mux/demux architecture cable and connector
|
Original
|
an-1109an-1041an-905an-1059+1an-1084
|
PDF
|