AMBA AHB SPECIFICATION Search Results

rx 922 and HIV

Abstract: AMBA AHB specification ARM720T b10010 CP14 CP15 SANDISK 16bit
Contextual Info: ARM720T Revision 4 AMBA AHB Bus Interface Version CORE CPU MANUAL ARM720T Revision 4 (AMBA AHB Bus Interface Version) CORE CPU MANUAL ARM720T Revision 4 (AMBA AHB Bus Interface Version) CORE CPU MANUAL ELECTRONIC DEVICES MARKETING DIVISION EPSON Electronic Devices Website

verilog code for amba ahb bus

Abstract: verilog code AMBA AHB verilog code for amba ahb master ahb slave verilog code verilog code for i2s bus ahb wrapper verilog code verilog code for ahb bus slave ahb slave RTL verilog i2s amba ahb verilog code
Contextual Info: I2S core meets the Philips InterIC Sound bus specification Supports Master/Slave and Receiver/Transmitter modes I2S-AHB Eight configurable stereo channels Inter-IC Sound Bus Core for AMBA AHB Data mode capabilities: 22.05, 24; 32, 44.1; 48; 88.2; 96; 176.4; 192kHz

AMBA BUS vhdl code

Abstract: amba ahb bus arbitration AMBA AHB memory controller AMBA AHB bus arbiter PCI AHB bridge ahb slave RTL vhdl code AMBA AHB interrupt controller in vhdl code AMBA AHB bus bus arbiter
Contextual Info: PCI specification 2.3 compliant 33/66 MHz performance 32-bit datapath PCI-HB-AHB PCI reset generator PCI bus arbiter up to 7 external bus agents 32-bit, 33/66MHz PCI AMBA AHB Host Bridge Core Interrupt controller Parity generation and parity error detection.

atmel sdram

Abstract: 6252a
Contextual Info: Features • AMBA Compliant Interface, interfaces Directly to the ARM Advanced High • • • • • • • • • performance Bus AHB – Four AHB Interfaces, Management of All Accesses Maximizes Memory Bandwidth and Minimizes Transaction Latency

Contextual Info: Features • AMBA Compliant Interface, interfaces Directly to the ARM Advanced High- • • • • • • • • • • • • performance Bus AHB – Four AHB Interfaces, Management of All Accesses Maximizes Memory Bandwidth and Minimizes Transaction Latency

atmel sdram

Contextual Info: Features • AMBA Compliant Interface, interfaces Directly to the ARM Advanced High • • • • • • • • • • • • • performance Bus AHB – Four AHB Interfaces, Management of All Accesses Maximizes Memory Bandwidth and Minimizes Transaction Latency

Contextual Info: Features • • • • • • • • • • Standard AMBA AHB Interface Standard AMBA APB 2.0 Interface High- or Low-speed Mode Read Access No Generation of Split or Retry Up to Three Series of Peripheral Selects Parametrizable Number of Peripheral Selects

amba ahb master slave sram controller

Abstract: sharp 640x240 lcd amba ahb master sram controller AMBA AHB memory controller sharp lcd panel 20 pin AMBA AHB DMA 640x200 sharp pixel vhdl 320x240 VHDL LCD 640X200
Contextual Info: Digital Blocks DB9000AHB Semiconductor IP AHB Bus TFT LCD Controller General Description The Digital Blocks DB9000AHB TFT LCD Controller IP Core interfaces a microprocessor and frame buffer memory via the AMBA 2.0 AHB Bus to a TFT LCD panel. In an FPGA, ASIC, or ASSP device, the microprocessor is an ARM processor and

Actel on sram

Abstract: proasic3e ahb master bfm RTL 8192
Contextual Info: CoreAhbSram Product Summary Core Verification • Intended Use • Provides an Advanced Microcontroller Bus Architecture AMBA Advanced High-Performance Bus (AHB) Interface to the Embedded SRAM Blocks within Fusion, IGLOO , IGLOOe, IGLOO PLUS, ProASIC®3, ProASIC3E, and ProASIC3L devices

PCI AHB DMA

Abstract: ahb slave RTL AMBA AHB bus AMBA AHB DMA DMA with AHB PCI AHB bridge
Contextual Info:  PCI specification 2.3 compliant  66MHz PCI performance  64-bit PCI data path PCI-M64AHB  Zero wait states burst mode  Full PCI bus master/target func- 64-bit/66MHz PCI PCI to AMBA AHB Interface Core tionality  Single PCI interrupt support

usb 2.0 implementation using verilog

Abstract: verilog code for dma controller verilog code for phy interface philips usb ahb slave verilog code verilog code for ahb master
Contextual Info: USBHS-OTG-MPD USB Hi-Speed On-The-Go Controller for Multiple Peripheral Devices Core Complies with the USB 2.0 specification and On-The-Go supplement to the USB 2.0 specification In Host Mode, supports HiSpeed hubs and multiple LowSpeed, Full-Speed or Hi-Speed

Contextual Info: USBHS-OTG-MPD USB Hi-Speed On-The-Go Controller for Multiple Peripheral Devices Core Complies with the USB 2.0 specification and On-The-Go supplement to the USB 2.0 specification In Host Mode, supports HiSpeed hubs and multiple LowSpeed, Full-Speed or Hi-Speed

Contextual Info: USBHS-OTG-MPD USB Hi-Speed On-The-Go Controller for Multiple Peripheral Devices Core Complies with the USB 2.0 specification and On-The-Go supplement to the USB 2.0 specification In Host Mode, supports HiSpeed hubs and multiple LowSpeed, Full-Speed or Hi-Speed

verilog code for phy interface

Abstract: verilog code for ahb master
Contextual Info: USBHS-OTG-MPD USB Hi-Speed On-The-Go Controller for Multiple Peripheral Devices Core Complies with the USB 2.0 specification and On-The-Go supplement to the USB 2.0 specification In Host Mode, supports HiSpeed hubs and multiple LowSpeed, Full-Speed or Hi-Speed

wishbone

Abstract: genesys virtex 5
Contextual Info: Compliant with PCI Express Base Specification 1.1 CPXP-EP PCI Express Endpoint Controller Core with SoC Bridge Extensions for AHB, AXI and Wishbone Implements a PCI Express endpoint controller that is compliant with PCI Express Base specification 1.1, including the Transaction, Data Link, and Physical protocol layers. It

Contextual Info: Compliant with PCI Express Base Specification 1.1 CPXP-EP PCI Express Endpoint Controller Megafunction with SoC Bridge Extensions for AHB, AXI and Wishbone Implements a PCI Express endpoint controller that is compliant with PCI Express Base specification 1.1, including the Transaction, Data Link, and Physical protocol layers. It

PCI AHB DMA

Abstract: tsmc 0.18 axi bridge
Contextual Info: Compliant with PCI Express Base Specification 1.1 CPXP-EP PCI Express Endpoint Controller Core with SoC Bridge Extensions for AHB, AXI and Wishbone Implements a PCI Express endpoint controller that is compliant with PCI Express Base specification 1.1, including the Transaction, Data Link, and Physical protocol layers. It

SPARTAN-3 XC3S400

Abstract: spartan 2 dma spartan 3 bt.656 to RGB ADV7174 CCIR-656 XC3S400 DMA with AHB
Contextual Info: Produces video data that meets the ITU-R BT.601/BT.656 recommendation without the SAV and EAV features TVOUT-CTRL Accepts display data input in three formats: Video Display Controller Core o RGB 24 bits/pixel o RGB 15 bits/pixel o 4:2:2 YUV (YCbCr) Provides a video data analog

LSI Rapidchip library

Abstract: LSI LOGIC verilog code for amba ahb bus verilog code for spi4.2 to fifo verilog code AMBA AHB E1110 TR255 TR64 LSI Rapidchip AMBA 3.0 technical summary
Contextual Info: DATASHEET 0.11/0.18 µm ApE1110 Triple-Speed MAC cw101304_ApE1110_1_1 May 2005 DB08-000288-01 This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.

APB to I2C interface

Abstract: spi controller with apb interface AMBA AHB DMA vhdl code for ddr sdram controller with AHB interface AMBA APB spi Cypress FX2 design of dma controller using vhdl ITU656 ahb to i2c SIMPLE VGA GRAPHIC CONTROLLER
Contextual Info: LCD-Pro IP LCD-Pro IP modules DS0031 v1.01 – 20 July 2009 Datasheet: Table 1: Core Facts Implementation data Documentation Datasheet, User’s Manual Design File Formats EDIF netlist Constraint Files LPF file Reference Designs & Implementation examples

ADV7174

Abstract: CCIR-656 bt.656 parallel to RGB UMC 0.18
Contextual Info: Produces video data that meets the ITU-R BT.601/BT.656 recommendation without the SAV and EAV features TVOUT-CTRL Accepts display data input in three formats: Video Display Controller Core o RGB 24 bits/pixel o RGB 15 bits/pixel o 4:2:2 YUV (YCbCr) Provides a video data analog

ADV7174

Abstract: CCIR-656 EP1C4F324C6 EP1S20F484C5 EP2C20F484C6 EP2S15F484C3 cyclone 2 bt.656 parallel to RGB
Contextual Info: Produces video data that meets the ITU-R BT.601/BT.656 recommendation without the SAV and EAV features TVOUT-CTRL Accepts display data input in three formats: Video Display Controller Core o RGB 24 bits/pixel o RGB 15 bits/pixel o 4:2:2 YUV (YCbCr) Provides a video data analog

CH7301C

Abstract: Sitronix ST7787 ST7787 ST7787 Application Notes ADV7120 RGB24 graphic lcd module 320x240 rgb TO HDMI convert chip video to vga converter Chrontel
Contextual Info:  Generates color and control data for standard displays in the following resolutions: DISPLAY-CTRL High-Resolution Display Controller Core Implements a controller that accepts video data and works with a digital/analog converter DAC to drive standard QVGA (320x240) to WUXGA (1920x1200) displays.

CQFP352

Abstract: CG484 CCGA484 Single Event Latchup ax2000 ECSS-E-ST-50-51C RTAX2000SL SpaceWire Standard Document ECSS-E-ST-50-12C RT3PE3000L SEU CCGA624 SpaceWire
Contextual Info: GAISLER Radiation-Tolerant 10x SpaceWire Router Radiation Tolerant 6x SpaceWire Router with PCI RT-SPW-ROUTER Data Sheet and User’s Manual Features • SpaceWire Router compliant with ECSS-E-ST-50-12C • Non-blocking switch-matrix connecting any input to any output