ALTERA SAM Search Results

ALTERA SAM Result Highlights (1)

Part	ECAD Model	Manufacturer	Description	Download	Buy
TCA5013ZAHR		Texas Instruments	Smart card interface IC for 1 user card + 3 SAMs 48-NFBGA -40 to 85

ALTERA SAM Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
DDR PHY ASIC Abstract: ddr ram memory ic CP-01024-1 FLEX10K DDR2-800 Contextual Info: DesignCon 2007 Calibration Techniques for HighBandwidth Source-Synchronous Interfaces Manoj Roge, Altera Corporation Andy Bellis, Altera Corporation Phil Clarke, Altera Corporation Joseph Huang, Altera Corporation Mike Chu, Altera Corporation Yan Chong, Altera Corporation	Original	cp-01024-1 ddr phy asic ddr ram memory ic flex10k +1ddr2-800	PDF
VR 10K preset Abstract: Signal Path Designer Contextual Info: DesignCon 2008 A Reset Control Apparatus for PLL Power-Up Sequence and Auto-Synchronization Kazi Asaduzzaman, Altera Corporation Tim Hoang, Altera Corporation Kang-Wei Lai, Altera Corporation Wanli Chang, Altera Corporation Leon Zheng, Altera Corporation Mian Smith, Altera Corporation	Original	cp-01037-1 vr 10k preset signal path designer	PDF
9524 pc Abstract: cp-01035 IC K140 90 nm hspice Contextual Info: DesignCon 2008 A Fast Algorithm to Instantly Predict FPGA SSN for Various I/O Pin Assignments Geping Liu, Altera Corporation [gliu@altera.com] Zhuyuan Liu, Altera Corporation Kundan Chand, Altera Corporation San Wong, Altera Corporation Kaiyu Ren, Altera Corporation	Original	cp-01035-1 9524 pc cp-01035 ic k140 +190 nm hspice	PDF
leon3 Abstract: processors hardware report ALTERA FPGA Contextual Info: Altera Innovate Nordic 2007: Leon3 MP on Altera FPGA, Final Report Altera Innovate Nordic 2007 Final Project Report 8/28/2007 1 Altera Innovate Nordic 2007: Leon3 MP on Altera FPGA, Final Report Project name: Leon3 MP on Altera FPGA Team name: Team Hervanta	Original	in00000033 leon3 processors hardware report altera fpga	PDF
LMS adaptive filter model for FPGA Abstract: hyperlynx 90 nm hspice FIR filter matlaB design altera digital graphic equalizer ic LMS matlab CP-01025-1 Contextual Info: Equalization Challenges for 6-Gbps Transceivers Addressed by PELE—A Software-Focused Solution! Tina Tran, Altera Corporation Gary Pratt, Mentor Graphics Corporation Kazi Asaduzzaman, Altera Corporation Mei Luo, Altera Corporation Simar Maangat, Altera Corporation	Original	cp-01025-1 lms adaptive filter model for fpga hyperlynx 90 nm hspice +3fir filter matlab design altera digital graphic equalizer ic lms matlab	PDF
F487 transistor Abstract: 2A86 transistor D889 65e9 4B71 65e9 transistor ix 2933 F487 529B 0674 Contextual Info: Altera Software Installation and Licensing Version 10.0 Altera Software Installation and Licensing Version 10.0 Altera Corporation 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com Altera Software Installation and Licensing Version 10.0	Original	mnl-01054-1 f487 transistor 2a86 transistor d889 +765e9 4b71 65e9 transistor ix 2933 f487 529b 0674	PDF
351nF DesignCon 2010 Analysis FPGA Noise Propagation Package Modeling Altera Corporation Abstract: 400um XCItepi powersi 50GHZ 351nF Design Seminar Signal Transmission Fabrication process steps metal core pcb Contextual Info: DesignCon 2010 Analysis of FPGA PDN Noise Propagation by Die & Package 3D Modeling Zhe Li, Altera Corporation ZLI@altera.com Dr. Hong Shi, Altera Corporation hshi@altera.com Kenneth Kwan, Altera Corporation kkwan@altera.com Dr. John Y. Xie, Altera Corporation	Original	351nf designcon 2010 analysis fpga noise propagation package modeling altera corporation 400um xcitepi powersi +450ghz 351nf design seminar signal transmission fabrication process steps metal core pcb	PDF
pll 02 a Abstract: 800E-02 finite state machine frequency detection using FPGA Contextual Info: DesignCon 2009 Method and Apparatus of Continuous PLL Adaptation to Variable Reference Input Frequency Tim Hoang, Altera Corporation Sergey Shumarayev, Altera Corporation Kazi Asaduzzaman, Altera Corporation Leon Zheng, Altera Corporation CP-01051-1.0 February 2009	Original	cp-01051-1 pll 02 a 800e-02 finite state machine +1frequency detection using fpga	PDF
b548 Abstract: d67b datasheet mb 8719 3BA6 3C37 altera jtag ethernet b824 B824 transistor D896 d975 Contextual Info: Altera Software Installation and Licensing Version 9.1 Altera Software Installation and Licensing Version 9.1 Altera Corporation 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com Altera Software Installation and Licensing Version 9.1	Original	mnl-01050-1 b548 d67b datasheet mb 8719 +73ba6 3c37 altera jtag ethernet b824 b824 transistor d896 d975	PDF
altera de1 Abstract: vhdl code for codec WM8731 music keyboard encoder schematic UART using VHDL rs232 driver Altera Cyclone II 2C20 FPGA Board VHDL audio de1 Altera DE1 Board Using Cyclone II FPGA Circuit WM8731 Altera II 2C20 FPGA verilog code for codec WM8731 Contextual Info: Altera DE1 Board DE1 Development and Education Board User Manual Version 1.1 Copyright 2006 Altera Corporation Altera DE1 Board CONTENTS Chapter 1 DE1	Original	altera de1 vhdl code for codec wm8731 music keyboard encoder schematic uart using vhdl rs232 driver +6altera cyclone ii 2c20 fpga board vhdl audio de1 altera de1 board using cyclone ii fpga circuit wm8731 altera ii 2c20 fpga verilog code for codec wm8731	PDF
interlaken rtl Abstract: gearbox rev 10 Gbps ethernet phy analog devices select guide 2010 AN320 CRC32 IP-10GBASERPCS xaui xgmii ip core altera interlaken PHY interface for PCI EXPRESS Contextual Info: Altera Transceiver PHY IP Core User Guide Altera Transceiver PHY IP Core User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01080-1.0 Subscribe Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, and specific device designations	Original	ug-01080-1 interlaken rtl gearbox rev 10 gbps ethernet phy +7analog devices select guide 2010 an320 crc32 ip-10gbaserpcs xaui xgmii ip core altera interlaken phy interface for pci express	PDF
SCHEMATIC USB to VGA Abstract: schematic diagram video converter rca to vga vhdl code for codec WM8731 3 digit seven segment 11 pin display schematic diagram vga to tv pin configuration of seven segment usb video player circuit diagram Contextual Info: Altera DE2 Board DE2 Development and Education Board User Manual Version 1.5 Copyright 2012 Altera Corporation Altera DE2 Board CONTENTS Chapter 1 DE2	Original	schematic usb to vga schematic diagram video converter rca to vga vhdl code for codec wm8731 3 digit seven segment 11 pin display +3schematic diagram vga to tv pin configuration of seven segment usb video player circuit diagram	PDF
INTERPOLATOR 6 BITS SIN COS DATA CLK Abstract: CP-01066-1 altera 48 fpga Contextual Info: DesignCon 2010 An On-Die Scope Based on a 40-nm Process FPGA Transceiver Weichi Ding, Altera Corporation Email: weding@altera.com Mingde Pan, Altera Corporation Email: mpan@altera.com Tina Tran, Altera Corporation Email: ttran@altera.com Wilson Wong, Altera Corporation	Original	40-nm cp-01066-1 interpolator 6 bits sin cos data clk altera 48 fpga	PDF
MegaCore IP Library Abstract: megacore ip Contextual Info: OpenCore Plus Evaluation of Megafunctions Application Note 320 November 2007, version 1.6 Introduction Altera and Altera Megafunction Partners Program AMPPSM partners offer a broad portfolio of megafunctions optimized for Altera devices. The Altera MegaCore® functions and AMPP megafunctions are reusable	Original	megacore ip library megacore ip	PDF

altddio_out Abstract: altera double data rate megafunction altddio_in Contextual Info: Altera Double Data Rate Megafunctions User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com Quartus II Version: Document Version: Document Date: 2.2 1.0 May 2003 Copyright Altera Double Data Rate Megafunctions User Guide Copyright 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo,	Original	altddio_out altera double data rate megafunction altddio_in	PDF
"Constant fraction discriminator" Abstract: cti pet Constant fraction discriminator SIEMENS BST vhdl cordic code EPC1064V HP 30 pin lcd flex cable pinout vhdl code for cordic Constant fraction timing discriminator EPF10K50EQI240-2 Contextual Info: & News Views First Quarter, February 2000 The Programmable Solutions Company Newsletter for Altera Customers Altera Provides World-Class HDL Synthesis & Simulation Tools Altera has entered into agreements with Synopsys, Inc., and Mentor Graphics Corporation that enable Altera’s entire	Original	constant fraction discriminator cti pet siemens bst vhdl cordic code +5epc1064v hp 30 pin lcd flex cable pinout vhdl code for cordic constant fraction timing discriminator epf10k50eqi240-2	PDF
vhdl code for lcd display for DE2 altera Abstract: mp3 altera de2 board altera de2 board sd card VHDL audio codec ON DE2 altera de2 board vga connector de2 altera Schematic LED panel display tv de2 video image processing altera vhdl code for rs232 receiver altera schematic diagram pc vga to tv rca converter Contextual Info: Altera DE2 Board DE2 Development and Education Board User Manual Version 1.42 Copyright 2008 Altera Corporation Altera DE2 Board CONTENTS Chapter 1 DE2	Original	vhdl code for lcd display for de2 altera mp3 altera de2 board altera de2 board sd card vhdl audio codec on de2 +6altera de2 board vga connector de2 altera schematic led panel display tv de2 video image processing altera vhdl code for rs232 receiver altera schematic diagram pc vga to tv rca converter	PDF
Contextual Info: Early SSN Estimator User Guide for Altera Programmable Devices 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: Document Date: 1.0 November 2009 Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other	Original		PDF
hdmi SDI Abstract: PC48F4400P0VB00 Si570 gx d-vda led full color screen fpga schematic usb to lan cable adapter USB 2.0 SPI Flash Programmer schematic LT2418 Contextual Info: Audio Video Development Kit, Stratix IV GX Edition User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01066-2.0 November 2009 Altera Corporation Based on Altera Complete Design Suite version 9.1 Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the	Original	ug-01066-2 hdmi sdi pc48f4400p0vb00 si570 +5gx d-vda led full color screen fpga schematic usb to lan cable adapter usb 2.0 spi flash programmer schematic lt2418	PDF
ieee floating point vhdl Abstract: verilog code for single precision floating point multiplication ieee floating point multiplier vhdl object counter project report to download AN391 EP3C120 vhdl code for floating point multiplier Contextual Info: Using Nios II Floating-Point Custom Instructions Tutorial 101 Innovation Drive San Jose, CA 95134 www.altera.com TU-N2FLTNGPNT-2.0 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, and specific device designations are trademarks and/or service marks of Altera Corporation	Original	ieee floating point vhdl verilog code for single precision floating point multiplication ieee floating point multiplier vhdl object counter project report to download +3an391 ep3c120 vhdl code for floating point multiplier	PDF
8257D Abstract: 81134A E4440A UFX9836 pll 02 a SANWO 8131a Noisecom UFX Contextual Info: DesignCon 2008 A Jitter Estimation Method for Cascaded, Programmable PhaseLocked Loops Daniel Chow, Altera Corporation dchow@altera.com Vincent Tsui, Altera Corporation vtsui@altera.com San Wong, Altera Corporation sanwong@altera.com CP-01036-1.0 February 2008	Original	cp-01036-1 8257d 81134a e4440a +5ufx9836 pll 02 a sanwo 8131a noisecom ufx	PDF
electrical engineering projects Abstract: "toan nguyen" 90 nm CMOS CLK180 PRBS23 TSMC 40nm 32nm tsmc TSMC 90nm TSMC 40nm layout issue Contextual Info: DesignCon 2008 Using Programmable Logic for Receiver Offset and Yield Enhancement Simar Maangat, Altera Corporation Email: smaangat@altera.com Toan Nguyen, Altera Corporation Email: tonguyen@altera.com Wilson Wong, Altera Corporation Email: wwong@altera.com	Original	cp-01043-1 electrical engineering projects toan nguyen 90 nm cmos +6clk180 prbs23 tsmc 40nm 32nm tsmc tsmc 90nm tsmc 40nm layout issue	PDF
Contextual Info: Altera Software Installation and Licensing Subscribe Send Feedback MNL-1065 2013.11.04 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Altera Software Installation and Licensing Contents Altera Software Installation and	Original	mnl-1065	PDF
32x32 DDR2 SDRAM circuit diagram Abstract: 32x32 DDR2 SDRAM circuit ddr2 ram pcie Design guide AN-431-1 Contextual Info: PCI Express-to-DDR2 SDRAM Reference Design Application Note 431 August 2006, ver. 1.0 Introduction The Altera PCI Express-to-DDR2 SDRAM reference design provides a sample interface between the Altera PCI Express MegaCore® function and a 64-bit, 256-MByte DDR2 SDRAM memory. Altera offers this	Original	64-bit 256-mbyte 32x32 ddr2 sdram circuit diagram 32x32 ddr2 sdram circuit +3ddr2 ram pcie design guide an-431-1	PDF

ALTERA SAM Search Results

ALTERA SAM Result Highlights (1)

ALTERA SAM Datasheets Context Search

DDR PHY ASIC

VR 10K preset

9524 pc

leon3

LMS adaptive filter model for FPGA

F487 transistor

351nF DesignCon 2010 Analysis FPGA Noise Propagation Package Modeling Altera Corporation

pll 02 a

b548

altera de1

interlaken rtl

SCHEMATIC USB to VGA

INTERPOLATOR 6 BITS SIN COS DATA CLK

MegaCore IP Library

altddio_out

"Constant fraction discriminator"

vhdl code for lcd display for DE2 altera

hdmi SDI

ieee floating point vhdl

8257D

electrical engineering projects

32x32 DDR2 SDRAM circuit diagram