Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ALTERA SAM Search Results

    ALTERA SAM Result Highlights (1)

    Part ECAD Model Manufacturer Description Download Buy
    TCA5013ZAHR
    Texas Instruments Smart card interface IC for 1 user card + 3 SAMs 48-NFBGA -40 to 85 Visit Texas Instruments Buy

    ALTERA SAM Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    DDR PHY ASIC

    Abstract: ddr ram memory ic CP-01024-1 FLEX10K DDR2-800
    Contextual Info: DesignCon 2007 Calibration Techniques for HighBandwidth Source-Synchronous Interfaces Manoj Roge, Altera Corporation Andy Bellis, Altera Corporation Phil Clarke, Altera Corporation Joseph Huang, Altera Corporation Mike Chu, Altera Corporation Yan Chong, Altera Corporation


    Original
    CP-01024-1 DDR PHY ASIC ddr ram memory ic FLEX10K DDR2-800 PDF

    VR 10K preset

    Abstract: Signal Path Designer
    Contextual Info: DesignCon 2008 A Reset Control Apparatus for PLL Power-Up Sequence and Auto-Synchronization Kazi Asaduzzaman, Altera Corporation Tim Hoang, Altera Corporation Kang-Wei Lai, Altera Corporation Wanli Chang, Altera Corporation Leon Zheng, Altera Corporation Mian Smith, Altera Corporation


    Original
    CP-01037-1 VR 10K preset Signal Path Designer PDF

    9524 pc

    Abstract: cp-01035 IC K140 90 nm hspice
    Contextual Info: DesignCon 2008 A Fast Algorithm to Instantly Predict FPGA SSN for Various I/O Pin Assignments Geping Liu, Altera Corporation [gliu@altera.com] Zhuyuan Liu, Altera Corporation Kundan Chand, Altera Corporation San Wong, Altera Corporation Kaiyu Ren, Altera Corporation


    Original
    CP-01035-1 9524 pc cp-01035 IC K140 90 nm hspice PDF

    leon3

    Abstract: processors hardware report ALTERA FPGA
    Contextual Info: Altera Innovate Nordic 2007: Leon3 MP on Altera FPGA, Final Report Altera Innovate Nordic 2007 Final Project Report 8/28/2007 1 Altera Innovate Nordic 2007: Leon3 MP on Altera FPGA, Final Report Project name: Leon3 MP on Altera FPGA Team name: Team Hervanta


    Original
    IN00000033 leon3 processors hardware report ALTERA FPGA PDF

    LMS adaptive filter model for FPGA

    Abstract: hyperlynx 90 nm hspice FIR filter matlaB design altera digital graphic equalizer ic LMS matlab CP-01025-1
    Contextual Info: Equalization Challenges for 6-Gbps Transceivers Addressed by PELE—A Software-Focused Solution! Tina Tran, Altera Corporation Gary Pratt, Mentor Graphics Corporation Kazi Asaduzzaman, Altera Corporation Mei Luo, Altera Corporation Simar Maangat, Altera Corporation


    Original
    CP-01025-1 LMS adaptive filter model for FPGA hyperlynx 90 nm hspice FIR filter matlaB design altera digital graphic equalizer ic LMS matlab PDF

    F487 transistor

    Abstract: 2A86 transistor D889 65e9 4B71 65e9 transistor ix 2933 F487 529B 0674
    Contextual Info: Altera Software Installation and Licensing Version 10.0 Altera Software Installation and Licensing Version 10.0 Altera Corporation 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com Altera Software Installation and Licensing Version 10.0


    Original
    MNL-01054-1 F487 transistor 2A86 transistor D889 65e9 4B71 65e9 transistor ix 2933 F487 529B 0674 PDF

    351nF DesignCon 2010 Analysis FPGA Noise Propagation Package Modeling Altera Corporation

    Abstract: 400um XCItepi powersi 50GHZ 351nF Design Seminar Signal Transmission Fabrication process steps metal core pcb
    Contextual Info: DesignCon 2010 Analysis of FPGA PDN Noise Propagation by Die & Package 3D Modeling Zhe Li, Altera Corporation ZLI@altera.com Dr. Hong Shi, Altera Corporation hshi@altera.com Kenneth Kwan, Altera Corporation kkwan@altera.com Dr. John Y. Xie, Altera Corporation


    Original
    PDF

    pll 02 a

    Abstract: 800E-02 finite state machine frequency detection using FPGA
    Contextual Info: DesignCon 2009 Method and Apparatus of Continuous PLL Adaptation to Variable Reference Input Frequency Tim Hoang, Altera Corporation Sergey Shumarayev, Altera Corporation Kazi Asaduzzaman, Altera Corporation Leon Zheng, Altera Corporation CP-01051-1.0 February 2009


    Original
    CP-01051-1 pll 02 a 800E-02 finite state machine frequency detection using FPGA PDF

    interlaken rtl

    Abstract: gearbox rev 10 Gbps ethernet phy analog devices select guide 2010 AN320 CRC32 IP-10GBASERPCS xaui xgmii ip core altera interlaken PHY interface for PCI EXPRESS
    Contextual Info: Altera Transceiver PHY IP Core User Guide Altera Transceiver PHY IP Core User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01080-1.0 Subscribe Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, and specific device designations


    Original
    UG-01080-1 interlaken rtl gearbox rev 10 Gbps ethernet phy analog devices select guide 2010 AN320 CRC32 IP-10GBASERPCS xaui xgmii ip core altera interlaken PHY interface for PCI EXPRESS PDF

    INTERPOLATOR 6 BITS SIN COS DATA CLK

    Abstract: CP-01066-1 altera 48 fpga
    Contextual Info: DesignCon 2010 An On-Die Scope Based on a 40-nm Process FPGA Transceiver Weichi Ding, Altera Corporation Email: weding@altera.com Mingde Pan, Altera Corporation Email: mpan@altera.com Tina Tran, Altera Corporation Email: ttran@altera.com Wilson Wong, Altera Corporation


    Original
    40-nm CP-01066-1 INTERPOLATOR 6 BITS SIN COS DATA CLK altera 48 fpga PDF

    altddio_out

    Abstract: altera double data rate megafunction altddio_in
    Contextual Info: Altera Double Data Rate Megafunctions User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com Quartus II Version: Document Version: Document Date: 2.2 1.0 May 2003 Copyright Altera Double Data Rate Megafunctions User Guide Copyright 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo,


    Original
    PDF

    vhdl code for lcd display for DE2 altera

    Abstract: mp3 altera de2 board altera de2 board sd card VHDL audio codec ON DE2 altera de2 board vga connector de2 altera Schematic LED panel display tv de2 video image processing altera vhdl code for rs232 receiver altera schematic diagram pc vga to tv rca converter
    Contextual Info: Altera DE2 Board DE2 Development and Education Board User Manual Version 1.42 Copyright 2008 Altera Corporation Altera DE2 Board CONTENTS Chapter 1 DE2


    Original
    PDF

    Contextual Info: Early SSN Estimator User Guide for Altera Programmable Devices 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: Document Date: 1.0 November 2009 Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    PDF

    hdmi SDI

    Abstract: PC48F4400P0VB00 Si570 gx d-vda led full color screen fpga schematic usb to lan cable adapter USB 2.0 SPI Flash Programmer schematic LT2418
    Contextual Info: Audio Video Development Kit, Stratix IV GX Edition User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01066-2.0 November 2009 Altera Corporation Based on Altera Complete Design Suite version 9.1 Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the


    Original
    UG-01066-2 hdmi SDI PC48F4400P0VB00 Si570 gx d-vda led full color screen fpga schematic usb to lan cable adapter USB 2.0 SPI Flash Programmer schematic LT2418 PDF

    8257D

    Abstract: 81134A E4440A UFX9836 pll 02 a SANWO 8131a Noisecom UFX
    Contextual Info: DesignCon 2008 A Jitter Estimation Method for Cascaded, Programmable PhaseLocked Loops Daniel Chow, Altera Corporation dchow@altera.com Vincent Tsui, Altera Corporation vtsui@altera.com San Wong, Altera Corporation sanwong@altera.com CP-01036-1.0 February 2008


    Original
    CP-01036-1 8257D 81134A E4440A UFX9836 pll 02 a SANWO 8131a Noisecom UFX PDF

    electrical engineering projects

    Abstract: "toan nguyen" 90 nm CMOS CLK180 PRBS23 TSMC 40nm 32nm tsmc TSMC 90nm TSMC 40nm layout issue
    Contextual Info: DesignCon 2008 Using Programmable Logic for Receiver Offset and Yield Enhancement Simar Maangat, Altera Corporation Email: smaangat@altera.com Toan Nguyen, Altera Corporation Email: tonguyen@altera.com Wilson Wong, Altera Corporation Email: wwong@altera.com


    Original
    CP-01043-1 electrical engineering projects "toan nguyen" 90 nm CMOS CLK180 PRBS23 TSMC 40nm 32nm tsmc TSMC 90nm TSMC 40nm layout issue PDF

    Contextual Info: Altera Software Installation and Licensing Subscribe Send Feedback MNL-1065 2013.11.04 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Altera Software Installation and Licensing Contents Altera Software Installation and


    Original
    MNL-1065 PDF

    intel embedded microcontroller handbook

    Abstract: intel 8288 intel 8288 bus generator 8288 bus controller by intel intel 8288 bus controller explain the 8288 bus controller MISO Matlab code uclinux embedded system projects embedded system projects pdf free download
    Contextual Info: Embedded Design Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com ED_HANDBOOK-2.7 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    PDF

    Contextual Info: ALTDQ_DQS2 Megafunction User Guide ALTDQ_DQS2 Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01089-1.0 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, and specific device designations are trademarks and/or service marks of Altera Corporation in the U.S. and


    Original
    UG-01089-1 PDF

    vhdl code HAMMING LFSR

    Abstract: DDR3 DIMM 240 pinout EP3SL110F1152 ddr3 ram DDR3 ECC SODIMM Fly-By Topology DDR3 sodimm pcb layout vhdl code hamming ecc ddr2 ram DDR2 sdram pcb layout guidelines vhdl code hamming
    Contextual Info: External Memory Interface Handbook Volume 3: Implementing Altera Memory Interface IP 101 Innovation Drive San Jose, CA 95134 www.altera.com EMI_IP-2.0 Document Version: Document Date: 2.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    PDF

    408-468

    Abstract: EP4CGX30 EP4SE820 pin configuration 1K variable resistor TSMC Flash EPC1441 EPC16 EPCS128 EPCS16 EPCS64
    Contextual Info: Configuration Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com Config-3.0 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    PDF

    Stratix III

    Abstract: PCG-01004 PCG-01004-1 PCG-01009-1
    Contextual Info: Stratix III Device Family Pin Connection Guidelines PCG-01004-1.3 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the


    Original
    PCG-01004-1 PCG-01009-1 Stratix III PCG-01004 PDF

    rb40 bridge

    Abstract: the nios ii processor reference handbook 128 bit processor schematic diode handbook lauterbach JTAG Programmer Schematics lauterbach JTAG Schematics ARM interface transistor DATA REFERENCE handbook NII51018-10 NII51001-10 NII51002-10
    Contextual Info: Nios II Processor Reference Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com NII5V1-10.0 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    NII5V1-10 rb40 bridge the nios ii processor reference handbook 128 bit processor schematic diode handbook lauterbach JTAG Programmer Schematics lauterbach JTAG Schematics ARM interface transistor DATA REFERENCE handbook NII51018-10 NII51001-10 NII51002-10 PDF

    DDR3 DIMM 240 pinout

    Abstract: IC SE110 DDR3 pcb layout DDR3 sodimm pcb layout ddr3 RDIMM pinout ddr2 ram slot pin detail HPC 932 Micron TN-47-01 k 2749 circuit diagram of motherboard
    Contextual Info: External Memory Interface Handbook Volume 1: Introduction to Altera External Memory Interfaces 101 Innovation Drive San Jose, CA 95134 www.altera.com EMI_INTRO-1.1 Document Version: Document Date: 1.1 January 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    PDF