schematic diagram cga to vga
Abstract: TTL 7400 TTL 7400 full
Contextual Info: PLS2 V A A+PLUS PROGRAMMABLE LOGIC USER SOFTWARE DI Q O I L Ù L FEATURES GENERAL DESCRIPTION • Software support for all Altera General-Purpose EP-Series EPLDs. A+PLUS, Altera Programmable logic user software, contained in the PLS2 product, is a series of software
|
OCR Scan
|
schematic diagram cga to vgattl 7400ttl 7400 full |
PDF
|
74194 shift register
Abstract: 74377 register logicaps shift register by using D flip-flop 7474 74191 counter 74377 Latches 74373 altera logicaps TTL library 74374 74373 ttl 74191
Contextual Info: €Pßl400 PROGRAMMABLE BUS PERIPHERAL FEATURES GENERAL DESCRIPTION • Bus I/O —Register Intensive Buster EPLD The EPB1400 (Buster) EPLD from Altera repre sents the firs t M icro proce ssor Peripheral UserConfigurable at the Silicon level. The device consists
|
OCR Scan
|
25mhzepb140074194 shift register74377 register+8logicapsshift register by using d flip-flop 747474191 counter74377latches 74373altera logicaps ttl library74374 74373ttl 74191
|
PDF
|
7400 databook
Abstract: 7400 TTL logitech TTL LS 7400
Contextual Info: TTL schematic designs processed and imple mented in EPLDs by Altera. Two programmed EPLDs returned to you. PLSTART coupon good for processing two designs. Runs on IBM XT, AT and compatible personal computers. Graphical entry of logic schematics: — Design schematics using TTL MacroFunctions
|
OCR Scan
|
7400 databook7400 ttllogitechttl ls 7400 |
PDF
|
TTL 74139
Abstract: 74153 mux MSI 74148 16cudslr CI 74138 sn 74373 8mcomp 7404 7408 7432 7408, 7404, 7486, 7432 Flip-Flop 7471
Contextual Info: PLSLIB-TTL /$ ^ n^ X LIBRARY • TTL MacroFunction Library Diskette. • ADLIB, Altera Design Librarian Diskette. To increase design ease and productivity Altera has created M acroFunctions. These are high level building blocks that allow the user to design at
|
OCR Scan
|
ttl 7413974153 muxmsi 7414816cudslr+6ci 74138sn 743738mcomp7404 7408 74327408, 7404, 7486, 7432flip-flop 7471
|
PDF
|
truth table for ic 74138
Abstract: 16CUDSLR ALU IC 74183 IC 74151 diagram and truth table 74183 alu 74147 pin diagram and truth table pin diagram of IC 74184 HP-7475A 7408 ic truth table IC 74373 truth table
Contextual Info: PLCAD-SUPREME & PLS-SUPREME A+PLUS Programmable Logic Development System & Software Data Sheet September 1991, ver. 1 Features J J J J □ □ H igh-level su p p o rt for A ltera's general-purpose Classic EPLDs M ultiple design entry m ethods LogiCaps schem atic capture
|
OCR Scan
|
44-mbyte386-basedtruth table for ic 7413816cudslr+8alu ic 74183ic 74151 diagram and truth table74183 alu74147 pin diagram and truth tablepin diagram of ic 74184hp-7475a7408 ic truth tableic 74373 truth table
|
PDF
|
full adder using ic 74138
Abstract: full adder using Multiplexer IC 74151 decoder IC 74138 TTL 74194 74151 multiplexer pin configuration of IC 74138 Application of Multiplexer IC 74151 IC 74138 74138 IC decoder Multiplexer IC 74151
Contextual Info: EP1800JC-EV1 EP1800JC-EV1 EVALUATION CHIP • Advanced CHMOS circuitry features low power, high performance, and high noise immunity power consumption, high noise margins, and ease of design. The EP1800 is implemented in a sub 2-micron dual-polysilicon CHMOS floating gate EPROM tech
|
OCR Scan
|
ep1800jc-ev1ept80068-pin0ut20+130ut21out220ut23full adder using ic 74138full adder using multiplexer ic 74151decoder ic 74138ttl 7419474151 multiplexerpin configuration of ic 74138application of multiplexer ic 74151ic 7413874138 ic decodermultiplexer ic 74151
|
PDF
|
PLDS-MAX
Abstract: Altera Classic EPLDs Altera LP5 ALTERA MAX 5000 programming ALTERA MAX 5000 eps448 logicaps sam plus mpm5192 PLDS-ENCORE
Contextual Info: Index September 1991 A+PLUS design entry 301 design processing 303 EPLD programming 304 functional simulation 304 o verview 299 ABEL2MAX Converter 356 adapters sff P L E D /J /G /S /Q & P L M D /J /G /S /Q adapters ADP (see Altera Design Processor) AHDL (s«1 Altera Hardware Description Language)
|
OCR Scan
|
plds-maxaltera classic epldsaltera lp5altera max 5000 programming+6altera max 5000eps448logicapssam plusmpm5192plds-encore
|
PDF
|
Altera EP1800
Abstract: EP1800 JEDEC FORMAT EP1800 altera logicaps TTL library SCHEMA PA BUILT UP EP1800 LOGIC DIAGRAM ep18001
Contextual Info: EP1800 Erasable, User-Configurable LSI circuit capable of implementing 2100 equivalent gates of conventional and custom logic. Speed equivalent to 74LS TTL with 25 MHz clock rates. “Zero Power” typically 10/jA standby . Active power of 250 mW at 5 MHz.
|
OCR Scan
|
ep1800altera ep1800ep1800 jedec formataltera logicaps ttl library+3schema pa built upep1800 logic diagramep18001
|
PDF
|
shiftregisters
Abstract: EP910 altera TTL library 74LS series logic gates 74LS EP1810 EP1810-45 EP610 PLE40 altera logicaps TTL library
Contextual Info: EP1810 Y 7 \ m HIGH PERFORMANCE 4 8 MACROCELL EPLD m 10 I U FEATURES GENERAL DESCRIPTION • Erasable, User-Configurable LSI circuit capable of implementing 2100 equivalent gates of conven tional and custom logic. • Speed equivalent to 74LS TTL with 33 MHz clock
|
OCR Scan
|
shiftregistersep910altera ttl library74ls series logic gates+674lsep1810ep1810-45ep610ple40altera logicaps ttl library
|
PDF
|
IC 74373
Abstract: IC 74373 truth table logitech 99 mouse IC function of latch ic 74373
Contextual Info: USER-CONFIGURABLE r Q Q 1 /1 0 0 MICROPROCESSOR PERIPHERAL E r D I ^ H J U \ GENERAL DESCRIPTION FEATURES Bus I/O — Register Intensive B U S T ER EPLD. Erasable, User-Configurable Logic Device for Customized Microprocessor Peripheral Functions. Byte-Wide Microprocessor Bus Port with
|
OCR Scan
|
32-bit25mhzdri22epb1400+4ic 74373ic 74373 truth tablelogitech 99 mouse icfunction of latch ic 74373
|
PDF
|
EP1200
Abstract: Altera ep1200
Contextual Info: ry T \ u s e r -c o n fig u r a b le MICROPROCESSOR PERIPHERAL C D D U n n C i D I t U U GENERAL DESCRIPTION FEATURES Bus I/O — Register Intensive BUSTER EPLD. Erasable, User-Configurable Logic Device for Customized Microprocessor Peripheral Functions.
|
OCR Scan
|
32-bit25mhzepb1400ep1200+1altera ep1200
|
PDF
|
74245 BUFFER IC
Abstract: pin diagram of 74245 BUFFER IC IC 74245 latch 74373 80386 microprocessor pin out diagram 74245 buffer 74373 cmos dual s-r latch 74245 BIDIRECTIONAL BUFFER data 74245 20 pin ic Ob2 tube
Contextual Info: V 7 \ USER-CONFIGURABLE m ic r o p r o c e s s o r p e r ip h e r a l C D D 1/100 L rD I4 U U FEATURES GENERAL DESCRIPTION • Bus I/O — Register Intensive BUSTER EPLD. • Erasable, User-Configurable Logic Device for Customized Microprocessor Peripheral
|
OCR Scan
|
32-bit25mhzepb1400-2epb1400+11100pf74245 buffer icpin diagram of 74245 buffer icic 74245latch 7437380386 microprocessor pin out diagram74245 buffer74373 cmos dual s-r latch74245 bidirectional buffer data74245 20 pin icob2 tube
|
PDF
|
D5032
Abstract: IC TTL 7400 free J1810 Altera LP5 PLDS-ENCORE plej5128
Contextual Info: PLDS-ENCORE MAX+PLUS, A+PLUS & SAM+PLUS Programmable Logic Development System Data Sheet September 1991, ver. 2 Contents □ □ □ □ □ General Description P L S -M A X — M A X + P L U S P ro g ra m m ab le Logic Softw are P L S - S U P R E M E — A + P L U S P ro g ra m m a b le L ogic Softw are
|
OCR Scan
|
j1810j5064pled910486-based+5d5032ic ttl 7400 freealtera lp5plds-encoreplej5128
|
PDF
|
ALTERA EP1810LC-45
Abstract: EP1810LC-45 EP1810LC-35 EP1810JC-45 EP1810jC-35 EP1810JC EP1810LC45
Contextual Info: EP1810 HIGH-PERFORMANCE 48-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE EPLD D3232. FEBRUARY 1989-R E V IS E D AUGUST 1989 • Erasable, User-Configurable LSI Circuit Capable of Implementing 2100 Equivalent Gates of Conventional and Custom Logic CHIP-CARRIER PACKAGE
|
OCR Scan
|
ep181048-macrocelld32321989-r+833-mhzaltera ep1810lc-45ep1810lc-45ep1810lc-35ep1810jc-45ep1810jc-35ep1810jcep1810lc45
|
PDF
|
|
|
EP1810JC-35
Abstract: programming manual EP910 EP1810LC-35 OLC-45 EP1810JC35 programming manual EPLD EP1810LI-45 EP1810JC EP1810I Erasable Programmable Logic Device
Contextual Info: EP1810 HIGH-PERFORMANCE 48-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE EPLD D3232. FEBHUARY 1989-REVISED AUGUST 1989 CHIP-CARRIER PACKAGE Erasable, U ser-Configurable LSI Circuit C apable of Implementing 2100 Equivalent Gates of Conventional and Custom Logic
|
OCR Scan
|
ep181048-macrocelld32321989-revised+1333-mhz68-pin28cllep1810jc-35programming manual ep910ep1810lc-35olc-45ep1810jc35programming manual epldep1810li-45ep1810jcep1810ierasable programmable logic device
|
PDF
|
