TD 265 N 600 KOC
Abstract: core i5 520 Scans-049 camtex trays sii Product Catalog EPM9560 film hot BT 342 project TIL Display 7160S
Contextual Info: 1996 Data Book Data Book June 1996 A-DB-0696-01 Altera, MAX, M A X+PLUS, FLEX, FLEX 10K, FLEX 8000, FLEX 8000A, MAX 9000, MAX 7000, MAX 7000E, MAX 7000S, FLASHlogic, MAX 5000, Classic, M AX+PLUS II, PL-ASAP2, PLDshell Plus, FastTrack, AHDL, MPLD, Turbo Bit, BitBlaster, PENGN, RIPP 10, PLS-ES, ClockLock, ClockBoost,
|
OCR Scan
|
-db-0696-017000e7000sepf10k100+16epf10k70epf10k50epf10k40epf10k30epf10k20epf10k10td 265 n 600 koccore i5 520scans-049camtex trayssii product catalogepm9560film hotbt 342 projecttil display7160s
|
PDF
|
P6102
Abstract: EP6101-10
Contextual Info: Classic EPLD Family J a n u ary 1998. v er. J Features Data S h e e t • ■ ■ ■ ■ ■ ■ ■ ■ ■ Complete device family w ith logic densities of 300 to 900 usable gates see Table 1 Device erasure and reprogram m ing w ith advanced, non-volatile
|
OCR Scan
|
p6102ep6101-10 |
PDF
|
EP610
Abstract: ep910 programmer TI EP610 EP610-25 EP1810 EP910 ALTERA MAX 5000 programming EP6101-10
Contextual Info: Classic EPLD Family January 1998. ver. 4 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ ■ ■ Complete device family w ith logic densities of 300 to 900 usable gates see Fable 1 Device erasure and reprogram m ing w ith advanced, non-volatile EPROM configuration elements
|
OCR Scan
|
ep181068-pinep610ep910 programmer+5ti ep610ep610-25ep910altera max 5000 programmingep6101-10
|
PDF
|
EP610-25
Abstract: programmer EPLD EP1810 EP610 EP910 ep910 programmer QLCC 24 EP6101-10
Contextual Info: Classic E P L D F a m ily Ja n u a ry 1098, ve r 4 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ ■ ■ C om plete device fam ily w ith logic densities o f 300 to 9 X usable gates (see Table 1) D evice e ra su re an d reprogram m ing w ith advanced, non-volatile
|
OCR Scan
|
of300ep181068-pinep610-25+6programmer epldep610ep910ep910 programmerqlcc 24ep6101-10
|
PDF
|
ALTERA MAX 5000 programming
Abstract: EP910-t altera EP910 24-MACROCELL osbt
Contextual Info: EP910 EPLD • Features ■ ■ ■ ■ ■ High-performance, 24-macrocell Classic EPLD Com binatorial speeds with t PD as low as 12 ns - Counter frequencies of up to 100 MHz - Pipelined data rates of up to 100 MHz Program m able I/O architecture with up to 36 inputs or 24 outputs
|
OCR Scan
|
ep91024-macrocellep910tep910i+744-pin40-pin24-bitaltera max 5000 programmingep910-taltera ep910osbt
|
PDF
|
altera EP910I
Abstract: EP910-T EP910i EP910 Altera Classic EPLDs
Contextual Info: E P 910 E P L D Features • ■ ■ ■ ■ ■ High-performance, 24-macrocell Classic EPLD Combinatorial speeds with tPD as low as 12 ns Counter frequencies of up to 100 MHz Pipelined data rates of up to 100 MHz Programmable I/O architecture with up to 36 inputs or 24 outputs
|
OCR Scan
|
24-macrocellep910ep910tep910i+644-pin40-pin24-bitaltera ep910iep910-taltera classic eplds
|
PDF
|
altera EP9101
Abstract: ALTERA MAX 5000 programming altera ep910i
Contextual Info: E P 9 1 0 E P LD Features • ■ ■ ■ ■ ■ High-performance, 24-macrocell Classic EPLD Combinatorial speeds with tPD as fast as 12 ns Counter frequencies of up to 76.9 MHz Pipelined data rates of up to 125 MHz Programmable I/O architecture with up to 36 inputs or 24 outputs
|
OCR Scan
|
24-macrocellep910ep910i44-pin+540-pin24-bitaltera ep9101altera max 5000 programmingaltera ep910i
|
PDF
|
EP910
Abstract: altera EP910
Contextual Info: EP910 EPLD Features • ■ ■ ■ ■ ■ High-performance, 24-macrocell Classic EPLD Combinatorial speeds with tPD as low as 12 ns Counter frequencies of up to 100 MHz Pipelined data rates of up to 100 MHz Programmable I/O architecture with up to 36 inputs or 24 outputs
|
OCR Scan
|
ep91024-macrocellep910tep910i+444-pin40-pin24-bitaltera ep910
|
PDF
|
P9101
Abstract: 3721d
Contextual Info: EP910 E P LD Features • ■ ■ ■ ■ ■ High-performance, 24-macrocell Classic EPLD Combinatorial speeds with tPD as fast as 12 ns Counter frequencies of up to 76.9 MHz Pipelined data rates of up to 125 MHz Programmable I/O architecture with up to 36 inputs or 24 outputs
|
OCR Scan
|
ep91024-macrocellep910i44-pin+440-pin24-bitp91013721d
|
PDF
|
altera EP9101
Contextual Info: EP910EPLD Features • ■ ■ ■ ■ ■ High-performance, 24-macrocell Classic EPLD - Combinatorial speeds with t P D as fast as 12 ns Counter frequencies of up to 76.9 MHz Pipelined data rates of up to 125 MHz Programmable I/O architecture with up to 36 inputs or 24 outputs
|
OCR Scan
|
ep910epld24-macrocellep910ep9101+544-pin40-pinep910i24-bitaltera ep9101
|
PDF
|
altera ep900i
Abstract: IC MSI ADDER
Contextual Info: EP910 EPLD Features High-performance, 24-macrocell Classic EPLD Combinatorial speeds with tPD as low as 12 ns Counter frequencies of up to 76.9 MHz Pipelined data rates of up to 125 MHz Programmable I/O architecture with up to 36 inputs or 24 outputs EP910, EP910I, and EP900I devices that are pin-, function, and
|
OCR Scan
|
ep91024-macrocellep910iep900i+544-pin40-pin24-bitaltera ep900iic msi adder
|
PDF
|