ALTERA CLASSIC EPLDS Search Results

EP600IPC-45

Abstract: 5962-8686401la ep600i Altera Classic EPLDs altera ep610
Contextual Info: ANbi^n^ EP600I Classic EPLD Data Sheet Supplement March 1995, ver. 2 This data sheet supplement should be used together with the Classic Family Data Sheet and the Altera Device Package Outlines Data Sheet in the current data book. Features ^ □ □ □ □

sts37e

Abstract: EP600IPC-45 EP600IDC-45 EP600IPC-55 altera ep610 5c060 EP600IDM883B55 ep600ilc ep600i EP600IDC45
Contextual Info: EP600I Classic EPLD Data Sheet Supplement March 1995, ver. 2 This data sheet supplement should be used together with the Classic Family Data Sheet and the Altera Device Package Outlines Data Sheet in the current data book. Features ^ □ □ □ □ □ Formerly Intel's 5C060 device

epf8282 block

Abstract: EMP7032 EPM5032A EPM7032V d4454 A7205 EPF8282 84 PLCC pin configuration epc1213 pdf epf8282
Contextual Info: MAX+PLUS II Selection Guide March 1995, ver. 2 Development Systems & Migration Products Altera offers a variety of system configurations and migration products for MAX+PLUS II. MAX+PLUS II supports Altera’s FLEX 10K, FLEX 8000, MAX 9000, MAX 7000, FLASHlogic, MAX 5000, and Classic

P5AC312-25

Abstract: D5AC312-25 D5AC312 N5AC324 p5ac312 N5AC312 P5AC312-30 D5AC32430 EP312DC-25 EP312PC-25
Contextual Info: April 1995, ver. 1 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ General Description Altera Corporation A-DS-312/324.01 EP312 & EP324 Classic EPLDs High-performance EPLDs with 12 macrocells EP312 or 24 macrocells (EP324)

PAL16L8 programming specifications

Abstract: P85C220-10 PAL20L8 programming specifications PAL20L8 Altera EP220 N85C220 PAL16L8 GAL20V8B Intel N85C224 ADS-220
Contextual Info: May 1995, ver. 1 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ General Description Altera Corporation A-ds-220/224-01 EP220 & EP224 Classic EPLDs High-performance, low-power Erasable Programmable Logic Devices EPLDs with 8 macrocells

altera EP910

Contextual Info: ALTERA böE CORP Features Preliminary information □ □ □ □ □ □ □ ì> GS*ìS372 □□□34D1 SÔ7 AL T Highest-performance, 24-macrocell Classic EPLD Combinatorial speeds with tPD = 10 ns Counter frequencies up to 100 MHz Pipelined data rates up to 125 MHz

TD 265 N 600 KOC

Abstract: core i5 520 Scans-049 camtex trays sii Product Catalog EPM9560 film hot BT 342 project TIL Display 7160S
Contextual Info: 1996 Data Book Data Book June 1996 A-DB-0696-01 Altera, MAX, M A X+PLUS, FLEX, FLEX 10K, FLEX 8000, FLEX 8000A, MAX 9000, MAX 7000, MAX 7000E, MAX 7000S, FLASHlogic, MAX 5000, Classic, M AX+PLUS II, PL-ASAP2, PLDshell Plus, FastTrack, AHDL, MPLD, Turbo Bit, BitBlaster, PENGN, RIPP 10, PLS-ES, ClockLock, ClockBoost,

PAL20L8

Abstract: Altera EP220 EP220LC-12 PAL20L8 programming specifications PAL16L8 programming specifications N85C220 Altera 1995 DATE CODE PAL20L8 EP224LC-7 P85C224-80
Contextual Info: Æ onf^ EP220 & EP224 Classic EPLDs Data Sheet May 1995, ver. 1 Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ General Description High-performance, low-power Erasable Programmable Logic Devices EPLDs w ith 8 macrocells Combinatorial speeds as low as 7.5 ns

DATE CODE PAL20L8

Abstract: PAL20L8 N85C224-66 palce16v8 programming guide PAL20L8 programming specifications
Contextual Info: Features Ge fie ra I . Description Altera Corporation A -ds-220/224-01 High-performance, low-power Erasable Programmable Logic Devices EPLDs w ith 8 macrocells - Combinatorial speeds as low as 7.5 ns - Counter frequencies of up to 100 MHz - Pipelined data rates of up to 115 MHz

half adder ic

Abstract: ic number of half adder half adder ic number EP3123 D5AC32430 D5AC324 D5AC312-25
Contextual Info: EP312 & EP324 Classic EPLDs A p ril 19 95, ver. 1 Features D ata S h e e t • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ General Description High-performance EPLDs with 12 macrocells EP312 or 24 macrocells (EP324) Combinatorial speeds as fast as 25 ns

D5AC32430

Abstract: D5AC312-30 D5AC312
Contextual Info: F e a tu re s G e Pie r a I . D e S C ri p t i o n Altera Corporation A-DS-312/324.01 High-performance EPLDs w ith 12 macrocells EP312 or 24 macrocells (EP324) - Combinatorial speeds as fast as 25 ns - Counter frequencies of up to 33.3 MHz - Pipelined data rates of up to 66 MHz

Altera Classic

Contextual Info: Classic EPLDs A High-Speed, Low-Power Integration Solution EP1810, tpp = 20 ns 48 W • ë CÖ 24 - A EP910, tpD = 25 ns </ A EP610, tPD= 15 ns 16 8 - Classic EPLDs I EP330, tPD= 12 ns I ~ i— I- r~ 18 22 38 64 U ser I/O Classic EPLDs provide tPDas low as 12 ns

EP610

Abstract: Altera September 1991 EP610-20 acht30
Contextual Info: altera M7E D corp 05^5375 ODDgPbb T lg W ALT EP610 EPLDs High-Performance 16-Macrocell Devices Data Sheet September 1991, ver. 2 □ □ Features □ □ □ □ □ □ □ □ □ General Description H igh-density replacem ent for TTL and 74HC w ith up to 600 gates

program EPM5032

Abstract: ACCEL Technologies epm5032 Valid Logic Systems
Contextual Info: 1 /Â \l u /A ^ September 1991, ver. 3 In tro d u c tio n *-1 “ V Ï\ Third-Party Development & Programming Support Data Sheet Altera re cognizes the im portance of third-party s u p p o rt tools and w orks closely with m any third-party vend ors to ensure high-quality s upp ort for

P6102

Abstract: EP6101-10
Contextual Info: Classic EPLD Family J a n u ary 1998. v er. J Features Data S h e e t • ■ ■ ■ ■ ■ ■ ■ ■ ■ Complete device family w ith logic densities of 300 to 900 usable gates see Table 1 Device erasure and reprogram m ing w ith advanced, non-volatile

Contextual Info: Classic EPLD Family January 1998, ver. 4 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ ■ ■ Complete device family with logic densities of 300 to 900 usable gates see Table 1 Device erasure and reprogramming with advanced, non-volatile EPROM configuration elements

EP910dm

Abstract: EP910PC-30 EP910DC-40 EP1810LC-35 EP1810LC-20 EP610PC-15 Programming EP610DI-30 EP910JI-35 EP610IDC25 EP610SC-15
Contextual Info: Classic EPLD Family May 1999, ver. 5 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ ■ ■ Complete device family with logic densities of 300 to 900 usable gates see Table 1 Device erasure and reprogramming with non-volatile EPROM configuration elements

ep600i

Abstract: EP1800I EP610ILI-12 altera ep610 altera EP1810 EP1800 altera ep900i
Contextual Info: Classic EPLD Family June 1996, ver. 3 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ ■ ■ Complete device family with logic densities of up to 900 usable gates see Table 1 Device erasure and reprogramming with advanced, non-volatile EPROM configuration elements

ALTERA MAX 5000 programming

Abstract: Altera Classic EPLDs Altera Programming Hardware advantages of multipliers Reed-Solomon CODEC an7112 Reed-Solomon altera ALTERA MAX 5000 applications altera flex 8000
Contextual Info: Contents July 1997 Contents by Topic FLEX 10K Devices FLEX 10K Embedded Programmable Logic Family Data Sheet FLEX 10K Embedded Programmable Logic Family Data Sheet Supplement ClockLock & ClockBoost in FLEX 10K Devices Data Sheet Supplement EPF10K50V Embedded Programmable Logic Device Data Sheet Supplement

ep910 programmer

Abstract: EP610 programmer EPLD EP610-25 EP1810 EP610-15 EP610-20 EP610-30 EP910 K925
Contextual Info: Classic EPLD Family May 1999, ver. 5 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ ■ ■ Complete device family with logic densities of 300 to 900 usable gates see Table 1 Device erasure and reprogramming with non-volatile EPROM configuration elements

EP910

Contextual Info: EP910 EPLDs 'A Data Sheet September 1991, ver. 2 Features □ □ □ □ □ □ □ □ □ □ High-density replacement for TTL and 74HC with up to 900 gates High-performance 24-macrocell EPLD with tPD = 25 ns and counter frequencies up to 40 MHz Zero-power operation 20 (iA standby

ep910 programmer

Abstract: EP610 EP610-15 48-macrocell EP1810 EP610-20 EP610-25 EP610-30 EP910 ep610 application
Contextual Info: Classic EPLD Family May 1999, ver. 5 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ ■ ■ Complete device family with logic densities of 300 to 900 usable gates see Table 1 Device erasure and reprogramming with non-volatile EPROM configuration elements

EP1830

Abstract: EP1810 jedec 74HC EP1810 EP18302 EP1830 jedec
Contextual Info: EP1810 EPLDs High-Performance 48-Macrocell Devices Data Sheet September 1991, ver. 2 Features □ □ □ □ □ □ □ Q General Description The EP1810 Erasable Programmable Logic Devices EPLDs offer LSI density,TTL-equivalentspeed, and low power consumption. Each EPLD can

Contextual Info: EP610 EPLDs High-Performance 16-Macrocell Devices Data Sheet September 1991, ver. 2 Features □ □ □ □ □ □ □ □ □ □ General Description A ltera's EP610 Erasable Programmable Logic Devices EPLDs can implement up to 600 equivalent gates of SSI and MSI logic functions in