|
Contextual Info: M68Z128 5V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable DATA BRIEFING ULTRA LOW DATA RETENTION CURRENT – 10nA (typical) – 1.0µA (max) OPERATION VOLTAGE: 5V ±10% 128Kb x 8 VERY FAST SRAM with OUTPUT ENABLE EQUAL CYCLE and ACCESS TIMES: 55ns LOW VCC DATA RETENTION: 2V
|
Original
|
m68z128128kbb68z128/811ai00647+1ai00657
|
PDF
|
TSOP 903
Abstract: TSOP32 TSOP32 Package M68Z128 128Kbx8
Contextual Info: M68Z128 5V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable DATA BRIEFING ULTRA LOW DATA RETENTION CURRENT – 10nA (typical) – 2.0µA (max) OPERATION VOLTAGE: 5V ±10% 128Kb x 8 VERY FAST SRAM with OUTPUT ENABLE EQUAL CYCLE and ACCESS TIMES: 55ns LOW VCC DATA RETENTION: 2V
|
Original
|
m68z128128kbb68z128/903ai00647+5ai00657tsop 903tsop32tsop32 package128kbx8
|
PDF
|
TSOP32
Abstract: M68Z128
Contextual Info: M68Z128 5V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable PRELIMINARY DATA ULTRA LOW DATA RETENTION CURRENT – 10nA (typical) – 2.0µA (max) OPERATION VOLTAGE: 5V ±10% 128Kb x 8 VERY FAST SRAM with OUTPUT ENABLE EQUAL CYCLE and ACCESS TIMES: 55ns
|
Original
|
m68z128128kbtsop32 |
PDF
|
M68Z128
Abstract: TSOP32
Contextual Info: M68Z128 5V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable • ULTRA LOW DATA RETENTION CURRENT – 10nA (typical) – 2.0µA (max) ■ OPERATION VOLTAGE: 5V ±10% ■ 128Kb x 8 VERY FAST SRAM with OUTPUT ENABLE ■ EQUAL CYCLE and ACCESS TIMES: 55ns
|
Original
|
m68z128128kbtsop32 |
PDF
|
M68Z128
Abstract: TSOP32
Contextual Info: M68Z128 5V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable • ULTRA LOW DATA RETENTION CURRENT – 10nA (typical) – 2.0µA (max) ■ OPERATION VOLTAGE: 5V ±10% ■ 128Kb x 8 VERY FAST SRAM with OUTPUT ENABLE ■ EQUAL CYCLE and ACCESS TIMES: 55ns
|
Original
|
m68z128128kbtsop32 |
PDF
|
M68Z128
Abstract: TSOP32
Contextual Info: M68Z128 5V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable PRELIMINARY DATA ULTRA LOW DATA RETENTION CURRENT – 10nA (typical) – 1.0µA (max) OPERATION VOLTAGE: 5V ±10% 128Kb x 8 VERY FAST SRAM with OUTPUT ENABLE EQUAL CYCLE and ACCESS TIMES: 55ns
|
Original
|
m68z128128kbtsop32 |
PDF
|
M68Z128
Abstract: TSOP32
Contextual Info: M68Z128 5V, 1 Mbit 128 Kbit x 8 Low Power SRAM with Output Enable FEATURES SUMMARY • ULTRA LOW DATA RETENTION CURRENT Figure 1. Package – 10nA (typical) – 2.0µA (max) ■ OPERATION VOLTAGE: 5.0V ± 10% ■ 128 Kbit x 8 VERY FAST SRAM WITH OUTPUT ENABLE
|
Original
|
m68z128tsop32 |
PDF
|
M68Z128
Abstract: TSOP32
Contextual Info: M68Z128 5V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable • ULTRA LOW DATA RETENTION CURRENT – 10nA (typical) – 2.0µA (max) ■ OPERATION VOLTAGE: 5V ±10% ■ 128Kb x 8 VERY FAST SRAM with OUTPUT ENABLE ■ EQUAL CYCLE and ACCESS TIMES: 55ns
|
Original
|
m68z128128kbtsop32 |
PDF
|
M68Z128
Abstract: TSOP32
Contextual Info: M68Z128 5V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable PRELIMINARY DATA ULTRA LOW DATA RETENTION CURRENT – 10nA (typical) – 2.0µA (max) OPERATION VOLTAGE: 5V ±10% 128Kb x 8 VERY FAST SRAM with OUTPUT ENABLE EQUAL CYCLE and ACCESS TIMES: 55ns
|
Original
|
m68z128128kbtsop32 |
PDF
|