AD9528 Search Results
AD9528 Datasheets (3)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| AD9528BCPZ | Analog Devices | Integrated Circuits (ICs) - Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers - IC CLOCK GEN 1.25GHZ VCO 72LFCSP | Original | 1.05MB | |||
| AD9528BCPZ-REEL7 | Analog Devices | Integrated Circuits (ICs) - Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers - IC CLOCK GEN 1.25GHZ VCO 72LFCSP | Original | 1.05MB | |||
| AD9528/PCBZ | Analog Devices | Development Boards, Kits, Programmers - Evaluation and Demonstration Boards and Kits - EVAL BOARD FOR AD9528 | Original | 1.05MB |
AD9528 Price and Stock
Analog Devices Inc AD9528BCPZ-REEL7Clock Generator MHz to 1.25GHz-IN 1250MHz-OUT Medical 72-Pin LFCSP EP T/R |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
AD9528BCPZ-REEL7 | 740 | 1 |
|
Buy Now | ||||||
|
AD9528BCPZ-REEL7 | Cut Strips | 740 | 25 Weeks | 1 |
|
Buy Now | ||||
|
AD9528BCPZ-REEL7 | Tape & Reel | 1 | 10 |
|
Buy Now | |||||
| AD9528BCPZ-REEL7 | Cut Tape | 1 | 1 |
|
Buy Now | ||||||
|
AD9528BCPZ-REEL7 | 217 |
|
Get Quote | |||||||
|
AD9528BCPZ-REEL7 | 164 |
|
Buy Now | |||||||
|
AD9528BCPZ-REEL7 | 4 | 1 |
|
Buy Now | ||||||
|
AD9528BCPZ-REEL7 | 11,156 |
|
Get Quote | |||||||
|
AD9528BCPZ-REEL7 | 11,190 |
|
Buy Now | |||||||
Analog Devices Inc AD9528BCPZClock Generator MHz to 1.25GHz-IN 1250MHz-OUT Medical 72-Pin LFCSP EP Tray |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
AD9528BCPZ | 141 | 1 |
|
Buy Now | ||||||
|
AD9528BCPZ | 141 | 25 Weeks | 1 |
|
Buy Now | |||||
|
AD9528BCPZ | Bulk | 18 | 1 |
|
Buy Now | |||||
|
AD9528BCPZ | 440 |
|
Get Quote | |||||||
|
AD9528BCPZ | 1 | 1 |
|
Buy Now | ||||||
|
AD9528BCPZ | 10,285 |
|
Get Quote | |||||||
|
AD9528BCPZ | 12,000 |
|
Buy Now | |||||||
Analog Devices Inc AD9528-PCBZ |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
AD9528-PCBZ | 9,320 |
|
Get Quote | |||||||
AD9528 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: JESD204B Clock Generator with 14 LVDS/HSTL Outputs AD9528 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM APPLICATIONS High performance wireless transceivers LTE and multicarrier GSM base stations Wireless and broadband infrastructure Medical instrumentation |
Original |
jesd204bad9528out13/out13+3 | |
|
Contextual Info: JESD204B Clock Generator with 14 LVDS/HSTL Outputs AD9528 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM APPLICATIONS High performance wireless transceivers LTE and multicarrier GSM base stations Wireless and broadband infrastructure Medical instrumentation |
Original |
jesd204bad9528out13/out13+3 | |
|
Contextual Info: Technical Article MS-2677 . JESD204B Subclasses Part 2 : Subclass 1 vs. Subclass 2 System Considerations synchronous clocking. This will be demonstrated when we take a closer look at specific subclass 1 and subclass 2 timing examples. 2.2 Deterministic latency uncertainty (DLU) is the LMFC skew |
Original |
ms-2677jesd204bta12595-0-7/14 | |
|
Contextual Info: TECHNICAL ARTICLE | Join | Tweet Connect A Test Method for Synchronizing Multiple GSPS Converters Shane Foss, applications engineer, and Rob Reeder, applications engineer, Analog Devices, Inc. Abstract Synchronization of multiple converters is useful for such applications such as radar, electronic warfare EW , ultrasound, and other |
Original |
ta13007-0-2/15 | |
Analog Dialogue
Abstract: AD5676R photovoltaic cell ana 650 Wearable Heart Rate Monitor
|
Original |
m02000484-0-3/15analog dialoguead5676rphotovoltaic cell ana 650+1 | |
|
Contextual Info: Dual, 16-Bit, 2.25 GSPS, TxDAC+ Digital-to-Analog Converter AD9152 Data Sheet FEATURES GENERAL DESCRIPTION Supports input data rates up to 1.125 GSPS Proprietary low spurious and distortion design Single carrier LTE 20 MHz bandwidth BW , ACLR = 77 dBc at 180 MHz IF |
Original |
16-bitad9152jesd204bcp-56-9+6 | |
|
Contextual Info: 技术文章 MS-2677 JESD204B子类 第二部分 :子类 1与子类2系统考虑因素 一切器件均不满足SYSREF捕获的设置和保持时间要求 1。 当系统中器件时钟的分布偏斜不受控时便会发生;它会使 最多一个器件的时钟(DCLK)产生不确定性。这种不确定性 |
Original |
ms-2677jesd204bta12595sc-0-7/14 | |
|
Contextual Info: 日本語参考資料 最新版英語技術記事はこちら 技術記事 MS-2677 . これは特定のサブクラス 1 とサブクラス 2 のタイミング例を 調べることで明確になってきます。 JESD204B サブクラス パー ト 2 : サブクラス 1 対サブク |
Original |
ms-2677jesd204b |