TAG D2
Abstract: ZL50405
Contextual Info: ZLAN-82 ZL50405/8/910/11 Stacked VLAN IEEE 802.1 Q-in-Q Application Note Contents December 2004 1.0 Introduction 2.0 Overview 3.0 Setup 3.1 AVTCL – VLAN Type Code Register Low 3.2 AVTCH – VLAN Type Code Register High 4.0 Operation 1.0 Provider VLAN tag is inserted in front of the IEEE
|
Original
|
ZLAN-82
ZL50405/8/910/11
ZL50405/8/9/10/11,
0x8100.
TAG D2
ZL50405
|
PDF
|
ZL50405
Abstract: ZL50405GDC h882 transistor ZL5040x
Contextual Info: ZL50405 Managed 5-Port 10/100M Ethernet Switch Data Sheet Features • • • • • • • • • • • November 2003 4 10/100 Mbps auto-negotiating ports with RMII, MII & GPSI interface options 1 10/100 Mbps auto-negotiating MII port port 9 that can be used as a WAN uplink or as a 5th port
|
Original
|
ZL50405
10/100M
8/16-bit
256KB)
ZL50405
ZL50405GDC
h882 transistor
ZL5040x
|
PDF
|
ZLAN-51
Contextual Info: ZLAN-51 Applications of the ZL50405/08/09/10/11 IEEE 802.1Q VLAN Setup Application Note Contents December 2004 1.0 Introduction 2.0 VLAN Overview 2.1 IEEE 802.1Q VLAN 2.2 Shared versus Independent VLAN Learning 3.0 Creating VLANs 3.1 Register Settings 3.1.1 Shared & Independent VLAN Learning
|
Original
|
ZLAN-51
ZL50405/08/09/10/11
ZL5040x
|
PDF
|
MDIO
Abstract: h882 ZL50405GDC MAC01 ZL50405 2094N H542
Contextual Info: ZL50405 Managed 5-Port 10/100M Ethernet Switch Data Sheet Features • • • • August 2004 Integrated Single-Chip 10/100 Ethernet Switch • 4 10/100 Mbps auto-negotiating Fast Ethernet FE ports with RMII, MII, GPSI, Reverse MII & Reverse GPSI interface options
|
Original
|
ZL50405
10/100M
MDIO
h882
ZL50405GDC
MAC01
ZL50405
2094N
H542
|
PDF
|
ZL5040x
Abstract: reverse MII ZLAN-40
Contextual Info: ZLAN-40 Applications of the ZL50405/8/9/10/11 CPU MII Interface Application Note Contents December 2004 Reverse MII RvMII in which the ZL5040x MAC supplies the MII interface clocks. This document highlights two ways showing the interfacing information. 1.0 Overview
|
Original
|
ZLAN-40
ZL50405/8/9/10/11
ZL5040x
ZEB5040x
reverse MII
|
PDF
|
ZL50411
Abstract: "Spanning Tree" BGA-596
Contextual Info: Managed Switches PACKET PROCESSING AND SWITCHING/ETHERNET SWITCHING VOICE/DATA • • • • 256 • • • • • • • SBRAM 512KB/1MB/2MB 64 • 456 ball BGA 6.55 2k 1522 • • 256 • • • • • • • SBRAM (512KB/1MB/2MB 64 • 456 ball BGA
|
Original
|
10/100Mbps
10/100Mbps)
512KB/1MB/2MB)
128KB/256KB)
32k/64k
32k/64k
ZL50411
"Spanning Tree"
BGA-596
|
PDF
|
Zarlink Semiconductor
Abstract: AA23 ZL50130 ZL50404 ZL50405 ZL50408
Contextual Info: ZLAN-76 Applications of the ZL50130 MAC-to-MAC Connections Application Note Contents November 2003 1.0 Pseudo-Wire Processor 2.0 MAC-to-MAC Applications 3.0 MII Interface Overview 4.0 MII Interface Connection 5.0 Layout Considerations 6.0 Related Documents
|
Original
|
ZLAN-76
ZL50130
ZL50130
ZL50405
Zarlink Semiconductor
AA23
ZL50404
ZL50405
ZL50408
|
PDF
|
h882 transistor
Abstract: 802.1d h882 ZL50404 ZL50404GDC
Contextual Info: ZL50404 Lightly Managed/Unmanaged 5-Port 10/100M Ethernet Switch Data Sheet Features • • • • • • • • • July 2003 4 10/100 Mbps auto-negotiating ports with RMII, MII & GPSI interface options 1 10/100 Mbps auto-negotiating MII port port 9
|
Original
|
ZL50404
10/100M
256KB)
h882 transistor
802.1d
h882
ZL50404
ZL50404GDC
|
PDF
|
l64k
Abstract: MDS21 MEB2800-8CCX ZL5040x ZL50418 MDS212 MDS213 MVTX2602 4K source MVTX2802
Contextual Info: Managed Switches PACKET PROCESSING & SWITCHING/ETHERNET SWITCHING VOICE/DATA 1Gbps 24 l l IP Multicast IGMP Snooping* Full Wire Speed Packet Forwarding Million Packets per Second typical l 2,3 l l l SBRAM (512KB/1MB/2MB) 64 l l l 456 ball BGA l 2,3 l l l
|
Original
|
10/100MBps
MVTX2604
512KB/1MB/2MB)
32k/64k
128KB/256KB)
ZLS50411
ZLS50431
l64k
MDS21
MEB2800-8CCX
ZL5040x
ZL50418
MDS212
MDS213
MVTX2602
4K source
MVTX2802
|
PDF
|
ZL50404
Abstract: ZL50404GDC
Contextual Info: ZL50404 Lightly Managed/Unmanaged 5-Port 10/100M Ethernet Switch Data Sheet Features • • • • • • • • • November 2003 4 10/100 Mbps auto-negotiating ports with RMII, MII & GPSI interface options 1 10/100 Mbps auto-negotiating MII port port 9
|
Original
|
ZL50404
10/100M
256KB)
ZL50404
ZL50404GDC
|
PDF
|
5 port ethernet switch
Abstract: "L2TP"
Contextual Info: ZL50130 128-LINK ETHERNET PSEUDO-WIRE PROCESSOR VOICE / DATA ZL50130 Simplified Block Diagram Feature-Rich Single-Chip Processor 128-Link Ethernet Pseudo-Wire Processor Packet Classifier Layer 2 to 5 Header Formatting & Payload Encapsulation Local LAN MAC
|
Original
|
ZL50130
128-LINK
ZL50130
100Mbps
32-bit
PP5859
5 port ethernet switch
"L2TP"
|
PDF
|
MAC layer sequence number
Abstract: "OSPF" "LINK STATE"
Contextual Info: ZLAN-52 Applications of the ZL50400/4/5/7/8/9/10/11 IP Multicast Switching Application Note Contents December 2004 than one router on the LAN performing IP multicasting, one of the routers is elected “querier” and assumes the responsibility of querying the LAN for group members.
|
Original
|
ZLAN-52
ZL50400/4/5/7/8/9/10/11
MAC layer sequence number
"OSPF"
"LINK STATE"
|
PDF
|
MPPS
Abstract: RvMII to MII zl50408
Contextual Info: ZL50400/4/5/ 7/8/ 9 ETHERNET SWITCH SERIES VOICE / DATA ZL50408 Simplified Block Diagram 8 Fast Ethernet Ports Gigabit MAC Interface GMII, MII MAC Interfaces Frame Engine RMII, MII, GPSI 7WS QoS, Ingress/Egress Rate Control, Scheduler Network Management
|
Original
|
ZL50400/4/5/
ZL50408
PP5853
MPPS
RvMII to MII
|
PDF
|