Alternates
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XAPP855 Search Results

    XAPP855 Equivalents

    Sorry, but there were no results for that search. Please update your search settings or try another search term.

    XAPP855 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    XAPP855

    Abstract: ISERDES OSERDES iodelay P/N146071 ML550 PRBS23 XAPP860 FIFO18
    Contextual Info: Application Note: Virtex-5 FPGAs 16-Channel, DDR LVDS Interface with Per-Channel Alignment R XAPP855 v1.0 October 13, 2006 Author: Greg Burton Summary This application note describes a 16-channel, source-synchronous LVDS interface operating at double data rate (DDR). The transmitter (TX) requires 16 LVDS pairs for data and one LVDS


    Original     		16-Channel, XAPP855 XAPP855 ISERDES OSERDES iodelay P/N146071 ML550 PRBS23 XAPP860 FIFO18 PDF

    iodelay

    Abstract: XAPP880 OSERDES pmbus verilog FIFO18E1 ML605 ISERDES example ml605 XAPP855 samtec QSE
    Contextual Info: Application Note: Virtex-6 FPGAs SFI-4.1 16-Channel SDR Interface with Bus Alignment Using Virtex-6 FPGAs XAPP880 v1.0 February 10, 2010 Author: Vasu Devunuri Summary This application note describes an SFI-4.1 reference design that implements the OIF-SFI4-01.01 interface [Ref 1], a 16-channel, source-synchronous LVDS interface operating


    Original     		16-Channel XAPP880 OIF-SFI4-01 16-channel, iodelay XAPP880 OSERDES pmbus verilog FIFO18E1 ML605 ISERDES example ml605 XAPP855 samtec QSE PDF

    ISERDES

    Abstract: OSERDES XAPP856 XAPP860 P/N146071 XAPP855 FIFO36 ML550 samtec QSE iodelay
    Contextual Info: Application Note: Virtex-5 FPGAs R XAPP856 v1.2 May 19, 2007 SFI-4.1 16-Channel SDR Interface with Bus Alignment Author: Greg Burton Summary This application note describes an SFI-4.1 interface, a 16-channel, source-synchronous LVDS interface operating at single data rate (SDR). The transmitter (TX) requires 16 LVDS pairs for


    Original     		XAPP856 16-Channel 16-channel, ISERDES OSERDES XAPP856 XAPP860 P/N146071 XAPP855 FIFO36 ML550 samtec QSE iodelay PDF

    XAPP860

    Abstract: ISERDES OSERDES ISERDES spartan 6 X8601 ML550 XAPP855 DS202 iodelay 400Mbs
    Contextual Info: Application Note: Virtex-5 FPGAs R XAPP860 v1.1 July 17, 2008 Summary 16-Channel, DDR LVDS Interface with Real-Time Window Monitoring Author: Brandon Day This application note describes a 16-channel, source-synchronous LVDS interface operating at double data rate (DDR). The transmitter (TX) requires 16 LVDS pairs for data and one LVDS


    Original     		XAPP860 16-Channel, XAPP860 ISERDES OSERDES ISERDES spartan 6 X8601 ML550 XAPP855 DS202 iodelay 400Mbs PDF