XQ5VLX110
Abstract: SX95T XQ5VFX130T FX130T LX30T XQ5VLX30T tws 433 tx XQ5VFX XQ5VLX330T XQ5VLX220T
Contextual Info: 74 Virtex-5Q FPGA Data Sheet: DC and Switching Characteristics DS714 v2.1 July 23, 2010 Product Specification Virtex-5Q FPGA Electrical Characteristics • UG192, Virtex-5 FPGA System Monitor User Guide • UG193, Virtex-5 FPGA XtremeDSP Design Considerations User Guide
|
Original
|
ds714fx70tfx100txq5vlx110+9sx95txq5vfx130tfx130tlx30txq5vlx30ttws 433 txxq5vfxxq5vlx330txq5vlx220t
|
PDF
|
XQ5VFX70T
Abstract: xq5vfx100t XQ5VFX130T XQ5VFX70T UG195 VIRTEX-5 LX110 FX70T EF1738 UG191 UG193 UG196
Contextual Info: 74 Virtex-5Q FPGA Data Sheet: DC and Switching Characteristics DS714 v2.2 January 17, 2011 Product Specification Virtex-5Q FPGA Electrical Characteristics • UG192, Virtex-5 FPGA System Monitor User Guide • UG193, Virtex-5 FPGA XtremeDSP Design Considerations User Guide
|
Original
|
ds714ug192ug193ug194+11ug195ug196ug197xq5vfx70txq5vfx100txq5vfx130txq5vfx70t ug195virtex-5 lx110fx70tef1738ug191
|
PDF
|
DSP48E
Abstract: ug193 verilog code for barrel shifter ieee floating point multiplier vhdl verilog code for barrel shifter and efficient add DSP48 IMPLEMENTATION of 4-BIT LEFT SHIFT BARREL SHIFTER verilog code 8 bit LFSR UG073 behavioral code of carry save adder
Contextual Info: Virtex-5 FPGA XtremeDSP Design Considerations User Guide UG193 v3.3 January 12, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ug193dsp48everilog code for barrel shifterieee floating point multiplier vhdl+6verilog code for barrel shifter and efficient adddsp48implementation of 4-bit left shift barrel shifterverilog code 8 bit lfsrug073behavioral code of carry save adder
|
PDF
|
DSP48E
Abstract: VHDL code for polyphase decimation filter 3-bit binary multiplier using adder VERILOG verilog code for 5-3 compressor verilog code of carry save adder 47-bit ug193 verilog code for 7-3 compressor UG073 010328
Contextual Info: Virtex-5 FPGA XtremeDSP Design Considerations User Guide UG193 v3.4 June 1, 2010 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ug193dsp48evhdl code for polyphase decimation filter3-bit binary multiplier using adder verilog+6verilog code for 5-3 compressorverilog code of carry save adder47-bitverilog code for 7-3 compressorug073010328
|
PDF
|
XQ5VLX110
Abstract: XQ5VLX330T SX95T DS714 XQ5VFX130T ROCKETIO VIRTEX-5 LX110 UG190 UG191 UG195
Contextual Info: 74 Virtex-5Q FPGA Data Sheet: DC and Switching Characteristics DS714 v2.0 December 17, 2009 Product Specification Virtex-5Q FPGA Electrical Characteristics Virtex -5Q FPGAs are available in -2 and -1 speed grades, with -2 having the highest performance. Virtex-5Q FPGA
|
Original
|
ds714ds174ug190ug191+11ug192ug193ug194ug195ug196xq5vlx110xq5vlx330tsx95txq5vfx130trocketiovirtex-5 lx110
|
PDF
|
Tianma TM162VBA6
Abstract: TM162VBA6 88E1111 Marvell PHY 88E1111 alaska hard disk SATA pcb schematic ML507 JS28F256P30T95 tianma lcd graphic display HFJ11-1G01E AD1981 Codec
Contextual Info: ML505/ML506/ML507 ML505/ML506/M L507 Evaluation Evaluation Platform Platform User Guide [optional] UG347 v3.1 November 10, 2008 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ml505/ml506/ml507ml505/ml506/mug347ug203+14ug112ug195ug029ug213tianma tm162vba6tm162vba688e1111marvell phy 88e1111 alaskahard disk sata pcb schematicml507js28f256p30t95tianma lcd graphic displayhfj11-1g01ead1981 codec
|
PDF
|
XC5VLX50T-1FFG665C
Abstract: ff1156 VIRTEX-5 DDR2 controller FFG1156 VIRTEX-5 DDR PHY Virtex-5 Ethernet development Virtex-5 LXT Ethernet DSP48E SRL16 XC5VLX220
Contextual Info: R DS100 v5.0 February 6, 2009 Virtex-5 Family Overview Product Specification General Description The Virtex -5 family provides the newest most powerful features in the FPGA market. Using the second generation ASMBL (Advanced Silicon Modular Block) column-based architecture, the Virtex-5 family contains five distinct platforms (sub-families), the most choice
|
Original
|
ds10036-kbitug197ug200+11ug194xc5vlx50t-1ffg665cff1156virtex-5 ddr2 controllerffg1156virtex-5 ddr phyvirtex-5 ethernet developmentvirtex-5 lxt ethernetdsp48esrl16xc5vlx220
|
PDF
|
XQR5VFX130-CF1752
Abstract: XQR5VFX
Contextual Info: Radiation-Hardened, Space-Grade Virtex-5QV FPGA Data Sheet: DC and Switching Characteristics DS692 v1.2 July 24, 2013 Product Specification Virtex-5QV FPGA Electrical Characteristics Radiation-hardened Virtex -5QV FPGAs are available in the -1 speed grade only. Virtex-5QV FPGA DC and AC
|
Original
|
ds692ds192ug520ug190+3ug191xqr5vfx130-cf1752xqr5vfx
|
PDF
|
XQR5VFX130-1CF1752V
Abstract: Virtex-5QV Device Reliability report XILINX ADQ0007 XQR5VFX130 CF1752 UG191 XQR5V XQR5VFX SGMII
Contextual Info: Radiation-Hardened, Space-Grade Virtex-5QV Device Overview DS192 v1.1 August 30, 2010 Advance Product Specification General Description The space-grade Virtex -5QV FPGA provides radiation-hardened by design technology to meet the requirements of space applications that demand high-performance as well as high reliability. For years, ASICs were the only solution available to system
|
Original
|
ds192ug198ug194ug197+10xqr5vfx130-1cf1752vvirtex-5qvdevice reliability report xilinxadq0007xqr5vfx130cf1752ug191xqr5vxqr5vfxsgmii
|
PDF
|
Tianma TM162VBA6
Abstract: TM162VBA6 JS28F256P30T95 ML506 Virtex-5 FPGA Packaging and Pinout Specification E5404 IS61NLP25636A-200TQL MT4HTF3264HY-53e AD1981 Codec Marvell PHY 88E1111 ml505
Contextual Info: ML505/ML506/ML507 ML505/ML506/M L507 Evaluation Evaluation Platform Platform User Guide [optional] UG347 v3.1.1 October 7, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ml505/ml506/ml507ml505/ml506/mug347ug203+14ug112ug195ug029ug213tianma tm162vba6tm162vba6js28f256p30t95ml506virtex-5 fpga packaging and pinout specificatione5404is61nlp25636a-200tqlmt4htf3264hy-53ead1981 codecmarvell phy 88e1111 ml505
|
PDF
|
VIRTEX-5 DDR2 pcb design
Abstract: 16 channel synchronous lvds ADC interface xilinx virtex5 XC5VLX50 FFG676 VIRTEX-5 DDR2 controller GTP ethernet XC5VFX70 ug195 XC5VFX130T
Contextual Info: R DS100 v4.2 May 7, 2008 Virtex-5 Family Overview Advance Product Specification General Description The Virtex -5 family provides the newest most powerful features in the FPGA market. Using the second generation ASMBL (Advanced Silicon Modular Block) column-based architecture, the Virtex-5 family contains four distinct platforms (sub-families), the most choice
|
Original
|
ds10036-kbitug193dsp48e+9ug191ug195virtex-5 ddr2 pcb design16 channel synchronous lvds adc interface xilinx virtex5xc5vlx50 ffg676virtex-5 ddr2 controllergtp ethernetxc5vfx70xc5vfx130t
|
PDF
|
XC5VLX50T-1FFG665C
Abstract: virtex 5 fpga ethernet to pc DSP48E VIRTEX-5 VIRTEX-5 DDR2 controller SRL16 XC5VLX220 XC5VLX330 Virtex Analog to Digital Converter UG195
Contextual Info: R DS100 v4.4 September 23, 2008 Virtex-5 Family Overview Advance Product Specification General Description The Virtex -5 family provides the newest most powerful features in the FPGA market. Using the second generation ASMBL (Advanced Silicon Modular Block) column-based architecture, the Virtex-5 family contains five distinct platforms (sub-families), the most choice
|
Original
|
ds10036-kbitug194ug197+11ug200xc5vlx50t-1ffg665cvirtex 5 fpga ethernet to pcdsp48evirtex-5virtex-5 ddr2 controllersrl16xc5vlx220xc5vlx330virtex analog to digital converterug195
|
PDF
|
vhdl code for DES algorithm
Abstract: XAPP921c FLOATING POINT PROCESSOR TMSC6000 pulse compression radar fir filter matlab code LMS adaptive filter simulink model verilog code for lms adaptive equalizer for audio LMS simulink 3SD1800A XILINX vhdl code REED SOLOMON encoder decoder fir filter with lms algorithm in vhdl code
Contextual Info: XtremeDSP Solutions Selection Guide June 2008 Introduction Contents DSP System Solutions.4 DSP Devices.17 Development Tools.25 Complementary Solutions.33 Resources.35
|
Original
|
vhdl code for des algorithmxapp921cfloating point processor tmsc6000pulse compression radar fir filter matlab code+6lms adaptive filter simulink modelverilog code for lms adaptive equalizer for audiolms simulink3sd1800axilinx vhdl code reed solomon encoder decoderfir filter with lms algorithm in vhdl code
|
PDF
|
|
Contextual Info: Radiation-Hardened, Space-Grade Virtex-5QV FPGA Data Sheet: DC and Switching Characteristics DS692 v1.1 July 12, 2011 Product Specification Virtex-5QV FPGA Electrical Characteristics Radiation-hardened Virtex -5QV FPGAs are available in the -1 speed grade only. Virtex-5QV FPGA DC and AC
|
Original
|
ds692ds192ug520ug190+1ug191of
|
PDF
|
|
|
XQ5VFX130T
Abstract: XQ5VSX50T
Contextual Info: 74 Virtex-5Q FPGA Data Sheet: DC and Switching Characteristics Product Specification DS714 v2.2 January 17, 2011 Virtex-5Q FPGA Electrical Characteristics Defense-grade Virtex -5Q FPGAs are available in -2I, -1I, and -1M (only FX70T and FX100T devices in -1M) speed
|
Original
|
ds714fx70tfx100tug192+4ug193ug194xq5vfx130txq5vsx50t
|
PDF
|
|
Contextual Info: Virtex-5 LX FPGA Prototype Platform User Guide UG222 v1.1.1 March 21, 2011 P/N 0402510-03 Copyright 2006 – 2011 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.
|
Original
|
ug222ug191ug196ds100+5ds202ug190ug193ug192ug195
|
PDF
|
XQR5VFX130
Abstract: XQR5VFX130-CF1752 XQR5VFX130C FPGA Virtex 6 Ethernet CF1752 XQR5VFX DS692 UG190 UG191 UG193
Contextual Info: Radiation-Hardened, Space-Grade Virtex-5QV FPGA Data Sheet: DC and Switching Characteristics DS692 v1.1 July 12, 2011 Product Specification Virtex-5QV FPGA Electrical Characteristics Radiation-hardened Virtex -5QV FPGAs are available in the -1 speed grade only. Virtex-5QV FPGA DC and AC
|
Original
|
ds692ds192ug520ug190+8ug191xqr5vfx130xqr5vfx130-cf1752xqr5vfx130cfpga virtex 6 ethernetcf1752xqr5vfxug193
|
PDF
|
1.5V RGMII
Abstract: DSP48E microblaze ethernet Virtex-5 LXT Ethernet XQ5VLX110 FF323 SRL16 UG192 embedded powerpc 440 7846n
Contextual Info: Virtex-5Q Family Overview DS174 v1.0 May 5, 2009 Preliminary Product Specification General Description The Defense-grade Virtex -5Q family provides the newest, most capable features in the aerospace and defense industry from the reprogrammable FPGA market leader. The Virtex-5Q family delivers on Size, Weight and Power - Cost (SWAP-C) reduction requirements
|
Original
|
ds174ug203ug192ug196+91.5v rgmiidsp48emicroblaze ethernetvirtex-5 lxt ethernetxq5vlx110ff323srl16embedded powerpc 4407846n
|
PDF
|
JS28F256P30
Abstract: FF1738 FF1136 FF665 FPGA Virtex 6 pin configuration H20L30 FPGA Virtex 6 M25P64 Virtex-5 LXT Ethernet DS19
Contextual Info: Virtex-5 LXT/SXT/FXT LXT/SXT/FXT FPGA Prototype Platform FPGA Prototype User Guide [optional] UG229 v3.0.1 May 21, 2008 [optional] R P/N 0402534-03 R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ug229ds202ug190ug196+16ug198ug194ug197ug193ug191ug192js28f256p30ff1738ff1136ff665fpga virtex 6 pin configurationh20l30fpga virtex 6m25p64virtex-5 lxt ethernetds19
|
PDF
|
verilog code for 2-d discrete wavelet transform
Abstract: XAPP921c simulink universal MOTOR in matlab turbo encoder model simulink matched filter simulink simulink model for kalman filter using vhdl umts simulink fpga based wireless jamming networks dvb-rcs chip XAPP569
Contextual Info: XtremeDSP Solutions Selection Guide March 2008 INTRODUCTION Contents DSP System Solutions.4 DSP Devices.17 Development Tools.25 Complementary Solutions.33 Resources.35
|
Original
|
verilog code for 2-d discrete wavelet transformxapp921csimulink universal motor in matlabturbo encoder model simulink+6matched filter simulinksimulink model for kalman filter using vhdlumts simulinkfpga based wireless jamming networksdvb-rcs chipxapp569
|
PDF
|
UG347
Abstract: Tianma TM162VBA6 TM162VBA6 ML507 Reference Design User Guide ML50x ML507 JS28F256P30T95 Marvell PHY 88E1111 ml505 Marvell 88E1111 trace layout guidelines Piezo speaker crossover
Contextual Info: ML505/ML506/ML507 ML505/ML506/M L507 Evaluation Evaluation Platform Platform User Guide [optional] UG347 v3.1.2 May 16, 2011 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ml505/ml506/ml507ml505/ml506/mug347ug203+13ug112ug195ug029ug213tianma tm162vba6tm162vba6ml507 reference design user guideml50xml507js28f256p30t95marvell phy 88e1111 ml505marvell 88e1111 trace layout guidelinespiezo speaker crossover
|
PDF
|
ML505
Abstract: ml507 MT4HTF3264HY-53e VIRTEX-5 DDR2 ps2 controller ML506 aspi-024-aspi-s402 MT4HTF3264HY DS695 VIRTEX-5 DDR2 controller
Contextual Info: ML505/506/507 MIG Design Creation Using ISE 11.1, MIG 3.0 and ChipScope™ Pro 11.1 May 2009 Overview Hardware Setup Software Requirements CORE Generator™ software – Memory Interface Generator MIG Modify Design – Add ChipScope Pro Cores to Design
|
Original
|
ml505/506/507ml505ml506ml507+10com/ml505com/ml506com/ml507mt4htf3264hy-53evirtex-5 ddr2ps2 controlleraspi-024-aspi-s402mt4htf3264hyds695virtex-5 ddr2 controller
|
PDF
|
XQ5VLX110
Abstract: virtex 5 sx50t XQ5VSX50T XQ5VSX95T XQ5VFX70T sram 64k UG198 tektronix 463 VIRTEX-5 LX110 UG191
Contextual Info: 73 Virtex-5Q FPGA Data Sheet: DC and Switching Characteristics DS714 v1.0 May 5, 2009 Preliminary Product Specification Virtex-5Q FPGA Electrical Characteristics Virtex -5Q FPGAs are available in -2 and -1 speed grades, with -2 having the highest performance. Virtex-5Q FPGA
|
Original
|
ds714ug193ug194ug195+10xq5vlx110virtex 5 sx50txq5vsx50txq5vsx95txq5vfx70tsram 64kug198tektronix 463virtex-5 lx110ug191
|
PDF
|
XQR5VFX130-1CF1752V
Abstract: ADQ0007 XQR5V CF1752 XQR5VFX XQR5VFX130 UG190 RAM SEU Device Reliability report XILINX 8E-10
Contextual Info: Radiation-Hardened, Space-Grade Virtex-5QV Device Overview DS192 v1.2 July 11, 2011 Preliminary Product Specification General Description The space-grade Virtex -5QV FPGA provides radiation-hardened by design technology to meet the requirements of space
|
Original
|
ds192ug198ug194ug197+10xqr5vfx130-1cf1752vadq0007xqr5vcf1752xqr5vfxxqr5vfx130ug190ram seudevice reliability report xilinx8e-10
|
PDF
|