TM2SJ64EPN Search Results
TM2SJ64EPN Datasheets (2)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| TM2SJ64EPN | Texas Instruments | 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES SODIMM | Original | 184.17KB | 12 | ||
| TM2SJ64EPN-12 | Texas Instruments | SYNCHRONOUS DYNAMIC RAM MODULE - SODIMM | Original | 184.16KB | 12 |
TM2SJ64EPN Price and Stock
Texas Instruments TM2SJ64EPN-10Synchronous DRAM Module, 2MX64, 7.5ns, CMOS |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
TM2SJ64EPN-10 | 9,371 |
|
Get Quote | |||||||
Texas Instruments TM2SJ64EPN-12Synchronous DRAM Module, 2MX64, 8ns, CMOS |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
TM2SJ64EPN-12 | 6,124 |
|
Get Quote | |||||||
TM2SJ64EPN Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
TMS626812Contextual Info: TM2SJ64EPN 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES - SODIMM _ SMMS697A - AUGUST 1997 - REVISED NOVEMBER 1997 • • • • SYNCHRONOUS CLOCK CYCLE TIME *CK3 . CL = 3 + lCK2 (CL = 2) ACCESS TIME CLOCK TO OUTPUT *CK3 |
OCR Scan |
tm2sj64epn64-bitsmms697a66-mhz+3 | |
TMS626812Contextual Info: TM2SJ64EPN 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES - SODIMM S M M S 697B -A U G U S T 1997-R E V IS E D FEBRUARY 1998 Organization: 2 097 152 x 64 Bits Support Burst-lnterleave and Burst-lnterrupt Operations Single 3.3-V Power Supply ±10% Tolerance |
OCR Scan |
tm2sj64epn64-bit1997-r66-mhz+3 | |
TM2SJ64EPN
Abstract: TMS626812A TMS626812ADGE TMS626812
|
Original |
tm2sj64epn64bitsmms697b66-mhz+6 | |
TM2SJ64EPN
Abstract: TMS626812A TMS626812ADGE TMS626812
|
Original |
tm2sj64epn64-bitsmms697a66-mhz+5 | |
TMS626812Contextual Info: TM2SJ64EPN 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM SMMS697B – AUGUST 1997 – REVISED FEBRUARY 1998 D D D D D D D D D Organization: 2 097 152 x 64 Bits Single 3.3-V Power Supply ±10% Tolerance Designed for 66-MHz 4-Clock Systems JEDEC 144-Pin Small-Outline Dual-In-Line |
Original |
tm2sj64epn64-bitsmms697b66-mhz+3 |