st10f296
Abstract: st10f296 boot marking code W1p st10 Bootstrap 15B3 ST339
Contextual Info: ST10F296E 16-bit MCU with MAC unit, 832 Kbyte Flash memory and 68 Kbyte RAM Features • ■ High performance 16-bit CPU with DSP functions – 31.25 ns instruction cycle time at 64 MHz max CPU clock – Multiply/accumulate unit MAC 16 x 16-bit multiplication, 40-bit accumulator
|
Original
|
st10f296e16-bit40-bit32-bit+6st10f296st10f296 bootmarking code w1pst10 bootstrap15b3st339
|
PDF
|
|
Contextual Info: ST10F296E 16-bit MCU with MAC unit, 832 Kbyte Flash memory and 68 Kbyte RAM Features • High performance 16-bit CPU with DSP functions – 31.25 ns instruction cycle time at 64 MHz max CPU clock – Multiply/accumulate unit MAC 16 x 16-bit multiplication, 40-bit accumulator
|
Original
|
st10f296e16-bit40-bit |
PDF
|
ST10F296
Abstract: EmbAlgo TTCAN st10f296 boot ST10 C_CAN st10 Bootstrap
Contextual Info: ST10F296E Errata sheet 16-bit MCU with 832 Kbyte Flash and 68 Kbyte RAM memories Introduction This errata sheet describes all the functional and electrical problems known in the ABG and ACG silicon version of the ST10F296E. The major revision of the device can be read in the IDCHIP register @F07Ch which is set
|
Original
|
st10f296e16-bitf07ch1281h+8um0854st10f296embalgottcanst10f296 bootst10c_canst10 bootstrap
|
PDF
|
ST10F276* errata
Abstract: ST10F296 ST10 ST10F276 ST10F296E
Contextual Info: ST10F296E Errata sheet 16-bit MCU with 832 KBytes Flash and 68 KBytes RAM memories Introduction This errata sheet describes all the functional and electrical problems known in the ABG silicon version of the ST10F296E. The major revision of the device can be read in the IDCHIP register @F07Ch which is set
|
Original
|
st10f296e16-bitf07ch1281h+5st10f296e-abgst10f276* erratast10f296st10st10f276
|
PDF
|
ST10F296
Abstract: MARKING W1P marking code W1p transistor w1P 97 W1P 59 transistor 21H101 sgt 200 ST10F296E st10 Bootstrap transistor w1P
Contextual Info: ST10F296E 16-bit MCU with MAC unit, 832 Kbyte Flash memory and 68 Kbyte RAM Features • ■ ■ ■ High performance 16-bit CPU with DSP functions – 31.25 ns instruction cycle time at 64 MHz max CPU clock – Multiply/accumulate unit MAC 16 x 16-bit multiplication, 40-bit accumulator
|
Original
|
st10f296e16-bit40-bitst10f296+8marking w1pmarking code w1ptransistor w1p 97w1p 59 transistor21h101sgt 200st10 bootstraptransistor w1p
|
PDF
|