SCLS341 Search Results
SCLS341 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341K – APRIL 1996 – REVISED FEBRUARY 2003 D D D D D D D DBV OR DCK PACKAGE TOP VIEW Operating Range of 4.5 V to 5.5 V Max tpd of 6.5 ns at 5 V Low Power Consumption, 10-µA Max ICC ±8-mA Output Drive at 5 V |
Original |
sn74ahct1g02scls341k000-va114-a+2 | |
|
Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341K – APRIL 1996 – REVISED FEBRUARY 2003 D D D D D D D DBV OR DCK PACKAGE TOP VIEW Operating Range of 4.5 V to 5.5 V Max tpd of 6.5 ns at 5 V Low Power Consumption, 10-µA Max ICC ±8-mA Output Drive at 5 V |
Original |
sn74ahct1g02scls341k000-va114-a+5 | |
SN74AHCT1G02Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341B – APRIL 1996 – REVISED NOVEMBER 1996 D D D DBV PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Packaged in Plastic Small-Outline Transistor Package |
Original |
sn74ahct1g02scls341b | |
SN74AHCT1G02
Abstract: scls341d
|
Original |
sn74ahct1g02scls341dmil-std-883 | |
|
Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341K – APRIL 1996 – REVISED FEBRUARY 2003 D D D D D D D DBV OR DCK PACKAGE TOP VIEW Operating Range of 4.5 V to 5.5 V Max tpd of 6.5 ns at 5 V Low Power Consumption, 10-µA Max ICC ±8-mA Output Drive at 5 V |
Original |
sn74ahct1g02scls341k000-va114-a+2 | |
SN74AHCT1G02DBVT
Abstract: A115-A C101 SN74AHCT1G02 SN74AHCT1G02DBVR
|
Original |
sn74ahct1g02scls341k000-va114-a+4 | |
SN74AHCT1G02Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341 D - AP R IL 1 996 - R EVISED JU NE 1997 DBV PACKAGE TOP VIEW • Inputs Are TTL-Voltage Compatible • EPIC (Enhanced-Performance Implanted CMOS) Process • High Latch-Up Immunity Exceeds 250 mA |
OCR Scan |
sn74ahct1g02scls341mil-std-883 | |
A115-A
Abstract: C101 SN74AHCT1G02 SN74AHCT1G02DBVR SN74AHCT1G02DBVT
|
Original |
sn74ahct1g02scls341k000-va114-a+4 | |
|
Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341K – APRIL 1996 – REVISED FEBRUARY 2003 D D D D D D D DBV OR DCK PACKAGE TOP VIEW Operating Range of 4.5 V to 5.5 V Max tpd of 6.5 ns at 5 V Low Power Consumption, 10-µA Max ICC ±8-mA Output Drive at 5 V |
Original |
sn74ahct1g02scls341k000-va114-a+2 | |
|
Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341J – APRIL 1996 – REVISED MAY 2002 D D D DBV OR DCK PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) |
Original |
sn74ahct1g02scls341j000-va114-a+5 | |
|
Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341K – APRIL 1996 – REVISED FEBRUARY 2003 D D D D D D D DBV OR DCK PACKAGE TOP VIEW Operating Range of 4.5 V to 5.5 V Max tpd of 6.5 ns at 5 V Low Power Consumption, 10-µA Max ICC ±8-mA Output Drive at 5 V |
Original |
sn74ahct1g02scls341k000-va114-a+2 | |
A115-A
Abstract: C101 SN74AHCT1G02 SN74AHCT1G02DBVR SN74AHCT1G02DBVT
|
Original |
sn74ahct1g02scls341k000-va114-a+4 | |
MARKING B02 SOTContextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341K – APRIL 1996 – REVISED FEBRUARY 2003 D D D D D D D DBV OR DCK PACKAGE TOP VIEW Operating Range of 4.5 V to 5.5 V Max tpd of 6.5 ns at 5 V Low Power Consumption, 10-µA Max ICC ±8-mA Output Drive at 5 V |
Original |
sn74ahct1g02scls341k000-va114-a+3 | |
|
Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341K – APRIL 1996 – REVISED FEBRUARY 2003 D D D D D D D DBV OR DCK PACKAGE TOP VIEW Operating Range of 4.5 V to 5.5 V Max tpd of 6.5 ns at 5 V Low Power Consumption, 10-µA Max ICC ±8-mA Output Drive at 5 V |
Original |
sn74ahct1g02scls341k000-va114-a+2 | |
|
|
|||
|
Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341G – APRIL 1996 – REVISED NOVEMBER 1999 D D D D D EPIC Enhanced-Performance Implanted CMOS Process Inputs Are TTL-Voltage Compatible Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds 2000 V Per |
Original |
sn74ahct1g02scls341gmil-std-883 | |
|
Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341F – APRIL 1996 – REVISED OCTOBER 1998 D D D D D DBV OR DCK PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Latch-Up Performance Exceeds 250 mA Per |
Original |
sn74ahct1g02scls341fmil-std-883 | |
A115-A
Abstract: C101 SN74AHCT1G02 SN74AHCT1G02DBVR SN74AHCT1G02DBVT SCLS341K
|
Original |
sn74ahct1g02scls341k000-va114-a+4 | |
|
Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341K – APRIL 1996 – REVISED FEBRUARY 2003 D D D D D D D DBV OR DCK PACKAGE TOP VIEW Operating Range of 4.5 V to 5.5 V Max tpd of 6.5 ns at 5 V Low Power Consumption, 10-µA Max ICC ±8-mA Output Drive at 5 V |
Original |
sn74ahct1g02scls341k000-va114-a+2 | |
|
Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341K – APRIL 1996 – REVISED FEBRUARY 2003 D D D D D D D DBV OR DCK PACKAGE TOP VIEW Operating Range of 4.5 V to 5.5 V Max tpd of 6.5 ns at 5 V Low Power Consumption, 10-µA Max ICC ±8-mA Output Drive at 5 V |
Original |
sn74ahct1g02scls341k000-va114-a+1 | |
|
Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341K – APRIL 1996 – REVISED FEBRUARY 2003 D D D D D D D DBV OR DCK PACKAGE TOP VIEW Operating Range of 4.5 V to 5.5 V Max tpd of 6.5 ns at 5 V Low Power Consumption, 10-µA Max ICC ±8-mA Output Drive at 5 V |
Original |
sn74ahct1g02scls341k000-va114-a+2 | |
|
Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341K – APRIL 1996 – REVISED FEBRUARY 2003 D D D D D D D DBV OR DCK PACKAGE TOP VIEW Operating Range of 4.5 V to 5.5 V Max tpd of 6.5 ns at 5 V Low Power Consumption, 10-µA Max ICC ±8-mA Output Drive at 5 V |
Original |
sn74ahct1g02scls341k000-va114-a+2 | |
A115-A
Abstract: C101 SN74AHCT1G02 SN74AHCT1G02DBVR SN74AHCT1G02DBVT
|
Original |
sn74ahct1g02scls341k000-va114-a+4 | |
|
Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341I – APRIL 1996 – REVISED JULY 2001 D D D DBV OR DCK PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) |
Original |
sn74ahct1g02scls341i000-va114-a+5 | |
|
Contextual Info: SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341K – APRIL 1996 – REVISED FEBRUARY 2003 D D D D D D D DBV OR DCK PACKAGE TOP VIEW Operating Range of 4.5 V to 5.5 V Max tpd of 6.5 ns at 5 V Low Power Consumption, 10-µA Max ICC ±8-mA Output Drive at 5 V |
Original |
sn74ahct1g02scls341k000-va114-a+2 | |