Alternates
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SCAS791 Search Results

    SCAS791 Equivalents

    Sorry, but there were no results for that search. Please update your search settings or try another search term.

    SCAS791 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: SN74SSTUB32864 www.ti.com SCAS791 – OCTOBER 2006 25-BIT CONFIGURABLE REGISTERED BUFFER • FEATURES • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer


    Original
    SN74SSTUB32864 SCAS791 25-BIT 14-Bit PDF

    Contextual Info: SN74SSTUB32864 www.ti.com SCAS791A – OCTOBER 2006 – REVISED SEPTEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original
    SN74SSTUB32864 SCAS791A 25-BIT 14-Bit PDF

    Q11A

    Abstract: Q13A SN74SSTUB32864 SN74SSTUB32864ZKER sb864
    Contextual Info: SN74SSTUB32864 www.ti.com SCAS791A – OCTOBER 2006 – REVISED SEPTEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original
    SN74SSTUB32864 SCAS791A 25-BIT 14-Bit Q11A Q13A SN74SSTUB32864 SN74SSTUB32864ZKER sb864 PDF

    Contextual Info: SN74SSTUB32864 www.ti.com SCAS791 – OCTOBER 2006 25-BIT CONFIGURABLE REGISTERED BUFFER • FEATURES • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer


    Original
    SN74SSTUB32864 SCAS791 25-BIT 14-Bit PDF

    4360A

    Abstract: SN74SSTUB32864ZKER
    Contextual Info: SN74SSTUB32864 www.ti.com SCAS791A – OCTOBER 2006 – REVISED SEPTEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original
    SN74SSTUB32864 SCAS791A 25-BIT 14-Bit 4360A SN74SSTUB32864ZKER PDF

    SN74SSTUB32864ZKER

    Contextual Info: SN74SSTUB32864 www.ti.com SCAS791 – OCTOBER 2006 25-BIT CONFIGURABLE REGISTERED BUFFER • FEATURES • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer


    Original
    SN74SSTUB32864 SCAS791 25-BIT 14-Bit SN74SSTUB32864ZKER PDF

    Contextual Info: SN74SSTUB32864 www.ti.com SCAS791A – OCTOBER 2006 – REVISED SEPTEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original
    SN74SSTUB32864 SCAS791A 25-BIT 14-Bit PDF

    Contextual Info: SN74SSTUB32864 w w w .t i.c om SCAS791A – OCTOBER 2006 – REVISED SEPTEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original
    SN74SSTUB32864 SCAS791A 25-BIT 14-Bit PDF

    SB865A

    Abstract: SB866A ddr2 PLL JESD82 SSTUx32864 SSTU32868 JEDEC DDR2-400 2rx8 SB866 SN74SSTUB32866
    Contextual Info: Application Report SCAA101 – March 2009 DDR2 Memory Interface Clocks and Registers – Overview Christian Schmoeller . CDC - Clock Distribution Circuits ABSTRACT This application report gives an overview of the existing JEDEC DDR2 Register and


    Original
    SCAA101 SB865A SB866A ddr2 PLL JESD82 SSTUx32864 SSTU32868 JEDEC DDR2-400 2rx8 SB866 SN74SSTUB32866 PDF