QL3040R Search Results

QL3040R Equivalents

Sorry, but there were no results for that search. Please update your search settings or try another search term.

QL3040R Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
QL3040 Abstract: QL3040-1PQ208C PB256 PQ208 Contextual Info: QL3040 / QL3040R 40,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density PRELIMINARY DATA February, 1998 2 … 40,000 usable PLD gates, 252 I/O pins 20,736 bit RAM Option High Performance and High Density -40,000 Usable PLD Gates with 252 I/Os	Original	QL3040 QL3040R -16-bit QL3040-1PQ208C PB256 PQ208	PDF
456-pin Contextual Info: QL3040 / QL3040R 40,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density PRELIMINARY DATA March, 1998 2 … 40,000 usable PLD gates, 252 I/O pins 20,736 bit RAM Option High Performance and High Density -40,000 Usable PLD Gates with 252 I/Os	Original	QL3040 QL3040R -16-bit 456-pin	PDF
Contextual Info: QL3040 / QL3040R 40,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density PRELIMINARY DATA pASIC 3 HIGHLIGHTS . 40,000 usable PLD gates, 252 I/O pins 20,736 bit RAM Option March, 1998 S High Performance and High Density I -40,000 U sable PLD Gates with 252 I/Os	OCR Scan	QL3040 QL3040R -16-bit	PDF
Contextual Info: QL3040 40,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density April, 1999 pASIC 3 HIGHLIGHTS . 40,000 usable PLD gates, 252 I/O pins S High Performance and High Density -40,000 Usable PLD Gates with 252 I/Os -16-bit counter speeds over 300 MHz, data path speeds over 400 MHz	OCR Scan	QL3040 -16-bit	PDF
intel 4040 Abstract: QL3004 transistor equivalent table 557 cmos 4040 datasheet general cross references QL5064 QL4009 QL4016 QL4058 QL5030 Contextual Info: EMBEDDED STANDARD PRODUCT A GENERATION AHEAD ! The Vialink Antifuse in 0.35µ µm CMOS QuickLogic Corporation 1277 Orleans Dr. Sunnyvale, CA 94089-1138 General Information: Applications Hotline FAX: EMAIL: WEB SITE: 408 990-4000 (408) 990-4100 (408) 990-4040	Original		PDF
cpu Intel 4040 Abstract: intel 4040 3com 226 QAN19 Modulating Direct Digital Synthesizer in a QuickLogic FPGA QL3025 pASIC 1 Family 4040 cmos 4040 intel cmos 4040 datasheet Contextual Info: LEADING THE REVOLUTION IN FPGAs The Vialink Antifuse in 0.35µm CMOS QuickLogic Corporation 1277 Orleans Dr. Sunnyvale, CA 94089-1138 General Information: Applications Hotline FAX: EMAIL: WEB SITE: 408 990-4000 (408) 990-4100 (408) 990-4040 info@quicklogic.com	Original		PDF
pin diagrams of basic gates Abstract: T25 4 E5 diode t25 4 B9 t25 4 e9 AA23 QL3040 QL3040-1PB456C QL3040-1PQ208C AB24-AB25 Contextual Info: QL3040 40,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density April, 1999 4 pASIC 3 HIGHLIGHTS … 40,000 usable PLD gates, 252 I/O pins High Performance and High Density -40,000 Usable PLD Gates with 252 I/Os -16-bit counter speeds over 300 MHz, data path speeds over 400 MHz	Original	QL3040 -16-bit QL3040-rev. pin diagrams of basic gates T25 4 E5 diode t25 4 B9 t25 4 e9 AA23 QL3040 QL3040-1PB456C QL3040-1PQ208C AB24-AB25	PDF