20MHZ
Abstract: 300MHZ PLL2073X
Contextual Info: 20MHz ~ 300MHz FSPLL PLL2073X Ver 1.5_5 General Description The pll2073x is a Phase-Locked Loop PLL frequency synthesizer constructed in CMOS on single monolithic structure. The PLL macro-functions provide frequency multiplication capabilities. The output clock frequency FOUT is related to the
|
Original
|
20mhz300mhzpll2073x120ps+2120ua220ua
|
PDF
|
samsung electrolytic capacitor
Abstract: frequency divider block diagram SAMSUNG DATASHEET CHIP CAPACITOR PLL2073X SAMSUNG CHIP CAPACITOR
Contextual Info: PLL 6 Contents PLL2073X . 6-1 PLL2073X General Description Features The PLL2073X is a Phase-Locked Loop PLL frequency synthesizer constructed in CMOS on a
|
Original
|
pll2073x20mhz300mhz120ps+5std131samsung electrolytic capacitorfrequency divider block diagramsamsung datasheet chip capacitorsamsung chip capacitor
|
PDF
|
samsung electrolytic capacitor
Abstract: "Frequency Divider" 20mhz xtal PLL2073X STD130 104 ceramic capacitor
Contextual Info: PLL 6 Contents PLL2073X . 6-1 PLL2073X General Description Features The PLL2073X is a Phase-Locked Loop PLL frequency synthesizer constructed in CMOS on a
|
Original
|
pll2073x20mhz300mhz120ps+5std130samsung electrolytic capacitorfrequency divider20mhz xtal104 ceramic capacitor
|
PDF
|
AO211
Abstract: IX 3354 AO222 ND2D2
Contextual Info: Revision History Based on Hard Copy . - First Edition(V1.0) : June 2001 • Chapter 1 : Introduction(V1.0) • Chapter 2 : DC Electrical Characteristics(V1.1) • Chapter 3 : Internal Macrocells(V2.1) • Chapter 4 : Input/Output Cells(V2.1) • Chapter 5 : Compiled Macrocells(V1.1)
|
Original
|
std131ao211ix 3354ao222+1nd2d2
|
PDF
|
MX2D2
Abstract: OA2111 AO222 AO211 STD130 CHAPTER 1 Introduction to Power Semiconductors standard cell library samsung soc
Contextual Info: Revision History Based on Hard Copy . - First Edition(V1.0) : June 2001 • Chapter 1 : Introduction(V1.0) • Chapter 2 : DC Electrical Characteristics(V1.1) • Chapter 3 : Internal Macrocells(V2.1) • Chapter 4 : Input/Output Cells(V2.1) • Chapter 5 : Compiled Macrocells(V3.1)
|
Original
|
std130mx2d2oa2111ao222+4ao211chapter 1 introduction to power semiconductorsstandard cell librarysamsung soc
|
PDF
|
TDA 9361 PS
Abstract: tda 2974 LD5Q ci 8602 gn block diagram TDA 2265 5.1 AUDIO AMP TDA 2030 TDA 7877 TDA 0200 circuit TDA 9594 TDA 2088
Contextual Info: V S MSUNG STD130 ELECTRONICS STD130 Standard Cell 0.18um System-On-Chip ASIC Dec 2000, V2.0 Features 1.8/2.5/3.3V - Leff= 0.15um, Ldrawn = 0.18um Device - Up to 23 million gates - Power dissipation :24nW/MHz 3.3/5.0V - Gate Delay : 48ps @ 1.8V, 1SL Device
|
Original
|
std13024nw/mhzarm920t/arm940ttda 9361 ps+9tda 2974ld5qci 8602 gn block diagramtda 22655.1 audio amp tda 2030tda 7877tda 0200circuit tda 9594tda 2088
|
PDF
|
