NT5CB128M8CN
Abstract: NT5CB256M4CN NT5CB128
Contextual Info: 1Gb DDR3 SDRAM C-Die NT5CB256M4CN / NT5CB128M8CN Feature 1.5V ± 0.075V JEDEC Standard Power Supply Write Leveling 8 Internal memory banks (BA0- BA2) OCD Calibration Differential clock input (CK, ) Dynamic ODT (Rtt_Nom & Rtt_WR)
|
Original
|
nt5cb256m4cnnt5cb128m8cn78-ballrate32+1nt5cb128
|
PDF
|
NT5CB256
Abstract: srt 8n JESD79-3 NT5CB128M8CN NT5CB128M8CN-CG NT5CB128M TI ddr3 controller datasheet NT5CB128
Contextual Info: 1Gb DDR3 SDRAM C-Die NT5CB256M4CN / NT5CB128M8CN Feature 1.5V ± 0.075V JEDEC Standard Power Supply Write Leveling 8 Internal memory banks (BA0- BA2) OCD Calibration Differential clock input (CK, ) Dynamic ODT (Rtt_Nom & Rtt_WR)
|
Original
|
nt5cb256m4cnnt5cb128m8cn78-ballnt5cb256+6srt 8njesd79-3nt5cb128m8cn-cgnt5cb128mti ddr3 controller datasheetnt5cb128
|
PDF
|
NT5CB128
Abstract: NT5CB128M NT5CB256 NT5CB128M8CN-CG NT5CB256m NT5CB128M8 NT5CB128M8CN srt 8n JESD79-3 Nanya DDR3
Contextual Info: 1Gb DDR3 SDRAM C-Die NT5CB256M4CN / NT5CB128M8CN Feature 1.5V ± 0.075V JEDEC Standard Power Supply Write Leveling 8 Internal memory banks (BA0- BA2) OCD Calibration Differential clock input (CK, ) Dynamic ODT (Rtt_Nom & Rtt_WR)
|
Original
|
nt5cb256m4cnnt5cb128m8cn78-ballnt5cb128+8nt5cb128mnt5cb256nt5cb128m8cn-cgnt5cb256mnt5cb128m8srt 8njesd79-3nanya ddr3
|
PDF
|
NT5CB256M8
Abstract: nt5cb128m16 NT5CB256 NT5CB256M8BN-CG NT5CB256M8BN-BE NT5CB256M4CN NT5CB512M4BN NT5CB128M
Contextual Info: 2Gb DDR3 SDRAM B-Die NT5CB512M4BN / NT5CB256M8BN / NT5CB128M16BP Feature 1.5V ± 0.075V JEDEC Standard Power Supply Write Leveling 8 Internal memory banks (BA0- BA2) OCD Calibration Differential clock input (CK, ) Dynamic ODT (Rtt_Nom & Rtt_WR)
|
Original
|
nt5cb512m4bnnt5cb256m8bnnt5cb128m16bp78-ball+1096-ballrate32483tomernt5cb256m8nt5cb128m16nt5cb256nt5cb256m8bn-cgnt5cb256m8bn-bent5cb256m4cnnt5cb128m
|
PDF
|
NT5CB256M8BN-DG
Abstract: NT5CB128M16BP NT5CB256M8BN-DH NT5CB128M16BP-CG
Contextual Info: 2Gb DDR3 SDRAM B-Die NT5CB512M4BN / NT5CB256M8BN / NT5CB128M16BP Feature 1.5V ± 0.075V JEDEC Standard Power Supply Write Leveling 8 Internal memory banks (BA0- BA2) OCD Calibration Differential clock input (CK, ) Dynamic ODT (Rtt_Nom & Rtt_WR)
|
Original
|
nt5cb512m4bnnt5cb256m8bnnt5cb128m16bp78-ball+696-ballrate32483tomernt5cb256m8bn-dgnt5cb256m8bn-dhnt5cb128m16bp-cg
|
PDF
|