|
SN74LVC112ADT
|
|
Texas Instruments
|
Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-SOIC -40 to 125 |
|
|
|
SN74LVC112APWR
|
|
Texas Instruments
|
Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-TSSOP -40 to 125 |
|
|
|
CDCLVC1110PWR
|
|
Texas Instruments
|
Low Jitter, 1:10 LVCMOS Fan-out Clock Buffer 20-TSSOP -40 to 85 |
|
|
|
SN74LVC112ANSR
|
|
Texas Instruments
|
Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-SO -40 to 125 |
|
|
|
SN74LVC112APWT
|
|
Texas Instruments
|
Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-TSSOP -40 to 125 |
|
|