|
N74F112D
|
|
Philips Semiconductors
|
Dual J-K negative edge-triggered flip-flop |
Original |
PDF
|
86.09KB
|
10
|
|
N74F112D
|
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
Historical |
PDF
|
35.59KB
|
1
|
|
N74f112D
|
|
Signetics
|
Dual JK Negative Edge Triggered Flip-Flop |
Scan |
PDF
|
756.52KB
|
9
|
|
N74F112D,602
|
|
NXP Semiconductors
|
Dual J-K negative edge-triggered flip-flop - Description: Dual J-K Flip-Flop with Set and Reset; Negative-Edge Trigger ; Fmax: 100 MHz; Logic switching levels: TTL ; Number of pins: 16 ; Output drive capability: -1/+20 mA ; Propagation delay: 5 ns; Voltage: 4.5-5.5 V; Package: SOT109-1 (SO16); Container: Tube (Signetics) |
Original |
PDF
|
91.96KB
|
10
|
|
N74F112D,623
|
|
NXP Semiconductors
|
Dual J-K negative edge-triggered flip-flop - Description: Dual J-K Flip-Flop with Set and Reset; Negative-Edge Trigger ; Fmax: 100 MHz; Logic switching levels: TTL ; Number of pins: 16 ; Output drive capability: -1/+20 mA ; Propagation delay: 5 ns; Voltage: 4.5-5.5 V; Package: SOT109-1 (SO16); Container: Reel Pack, SMD, 13" (Signetics) |
Original |
PDF
|
91.96KB
|
10
|
|
N74F112D-T
|
|
NXP Semiconductors
|
Dual J-K negative edge-triggered flip-flop - Description: Dual J-K Flip-Flop with Set and Reset; Negative-Edge Trigger ; Fmax: 100 MHz; Logic switching levels: TTL ; Number of pins: 16 ; Output drive capability: -1/+20 mA ; Propagation delay: 5 ns; Voltage: 4.5-5.5 V |
Original |
PDF
|
91.96KB
|
10
|
|
N74F112D-T
|
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
Historical |
PDF
|
35.59KB
|
1
|
|
N74F112N
|
|
Philips Semiconductors
|
Dual J-K negative edge-triggered flip-flop |
Original |
PDF
|
86.09KB
|
10
|
|
N74F112N
|
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
Historical |
PDF
|
35.59KB
|
1
|
|
N74f112N
|
|
Signetics
|
Dual JK Negative Edge Triggered Flip-Flop |
Scan |
PDF
|
756.52KB
|
9
|
|
N74F112N,602
|
|
NXP Semiconductors
|
Dual J-K negative edge-triggered flip-flop - Description: Dual J-K Flip-Flop with Set and Reset; Negative-Edge Trigger ; Fmax: 100 MHz; Logic switching levels: TTL ; Number of pins: 16 ; Output drive capability: -1/+20 mA ; Propagation delay: 5 ns; Voltage: 4.5-5.5 V; Package: SOT38-4 (DIP16); Container: Tube (Signetics) |
Original |
PDF
|
91.96KB
|
10
|