LNI8010
Abstract: LNI7020 74ALVT16652 ssv 620
Contextual Info: LNI8010 Network Database Co-Processor Version 1.01 PRELIMINARY This document describes the Lara Networks, Inc. Lara LNI8010 Network Database Co-Processor. Until a newer version is published, it is the official reference source for all revisions and/or releases of this product. The on-line copy of this document will
|
Original
|
lni8010lni702074alvt16652ssv 620 |
PDF
|
TCAM netlogic
Abstract: netlogic tcam NetLogic tcam tcam cypress NetLogic Microsystems cypress tcam network search engine netlogic NetLogic npu Netlogic bga
Contextual Info: A H i gh -D en sity M A C a nd CI D R Ta ble P ro cess or iFlow Address Processor Product Brief iFlow Address Processor www.siliconaccess.com DESCRIPTION As network data rates have increased to 10 gigabits per second and higher, performance demands on the
|
Original
|
520-pintcam netlogicnetlogic tcamnetlogic+7tcamtcam cypressnetlogic microsystemscypress tcamnetwork search engine netlogicnetlogic npunetlogic bga
|
PDF
|
AN1338
Abstract: 496k M7010 M7010R M7010R-083ZA1
Contextual Info: M7010 16K x 68-bit Entry NETWORK SEARCH ENGINE FEATURES SUMMARY • 16K ENTRIES IN 68-BIT MODE ■ ■ Figure 1. 272-ball PBGA Package TABLE MAY BE PARTITIONED INTO UP TO FOUR 4 QUADRANTS (Data entry width in each quadrant is configurable as 34, 68, 136, or 272 bits.)
|
Original
|
m701068-bit272-ball136-bit+634-bit272-bitan1338496km7010rm7010r-083za1
|
PDF
|
496k
Abstract: Non-Pipelined AN1342 M7020 RFC8261 STM7020
Contextual Info: AN1342 APPLICATION NOTE Implementing Address Resolution Using M70X0 Network Search Engine Technology in Multi-Gigabit IP Network Interfaces INTRODUCTION Address Resolution Protocol ARP ARP is the standard protocol in IP networks for the conversion of Media Access Control (MAC) addresses
|
Original
|
an1342m70x0rfc8261496k+3non-pipelinedm7020stm7020
|
PDF
|
M7010
Abstract: M7010R-066ZA1 M7010R-083ZA1
Contextual Info: M7010 16 Kbit x 68 bit Entry Network Search Engine DATA BRIEFING FEATURES SUMMARY • 16K DATA ENTRIES IN 68-BIT MODE ■ ■ Figure 1. Package TABLE MAY BE PARTITIONED INTO UP TO FOUR 4 QUADRANTS (Data entry width in each quadrant is configurable as 34, 68, 136, or 272 bits.)
|
Original
|
m701068-bit136-bit34-bit+4272-bit272-countm7010r-066za1m7010r-083za1
|
PDF
|
LHO1
Abstract: M7020 M7020R-050ZA1 M7020R-066ZA1 phsl lho0
Contextual Info: M7020 32 Kbit x 68 bit Entry Network Search Engine DATA BRIEFING FEATURES SUMMARY • 32K ENTRIES IN 68-BIT MODE ■ ■ Figure 1. Package TABLE MAY BE PARTITIONED INTO UP TO FOUR 4 QUADRANTS (Data entry width in each quadrant is configurable as 34, 68, 136, or 272 bits.)
|
Original
|
m702068-bit136-bit34-bit+9272-bit1984kai04271272-countlho1m7020r-050za1m7020r-066za1phsllho0
|
PDF
|
M7010
Abstract: M7010R-066ZA1 M7010R-083ZA1
Contextual Info: M7010 16K x 68-bit Entry NETWORK SEARCH ENGINE DATA BRIEFING FEATURES SUMMARY • 16K ENTRIES IN 68-BIT MODE ■ ■ TABLE MAY BE PARTITIONED INTO UP TO FOUR 4 QUADRANTS (Data entry width in each quadrant is configurable as 34, 68, 136, or 272 bits.) UP TO 83 MILLION SUSTAINED SEARCHES
|
Original
|
m701068-bit136-bit34-bit+5272-bit272-ballai04273m7010r-066za1m7010r-083za1
|
PDF
|
netlogic tcam
Abstract: TCAM netlogic netlogic cypress tcam NetLogic npu TCAM NetLogic Microsystems network search engine netlogic tcam cypress netlogic processor
Contextual Info: TM A H i gh -D en sity M A C a nd CI D R Ta ble P ro cess or iFlow Address Processor Product Brief www.siliconaccess.com DESCRIPTION As network data rates have increased to 10 gigabits per second and higher, performance demands on the address lookup function have soared to more than 50
|
Original
|
iap101224netlogic tcamtcam netlogicnetlogic+7cypress tcamnetlogic nputcamnetlogic microsystemsnetwork search engine netlogictcam cypressnetlogic processor
|
PDF
|
