IDT74ALVCH16525 Search Results
IDT74ALVCH16525 Datasheets (3)
Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
---|---|---|---|---|---|---|---|
IDT74ALVCH16525PA | Integrated Device Technology | 3.3V CMOS 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS HOLD | Original | 126.43KB | 7 | ||
IDT74ALVCH16525PF | Integrated Device Technology | 3.3V CMOS 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS HOLD | Original | 126.43KB | 7 | ||
IDT74ALVCH16525PV | Integrated Device Technology | 3.3V CMOS 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS HOLD | Original | 126.43KB | 7 |
IDT74ALVCH16525 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: 3.3V CMOS 18-BIT REGISTERED BUSTRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD DESCRIPTION: FEATURES: - IDT74ALVCH16525 0.5 MICRON CMOS Technology Typical tsK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) |
OCR Scan |
18-BIT 250ps MIL-STD-883, 200pF, 635mm IDT74ALVCH16525 IDT74ALVCH16525 | |
Contextual Info: IDT74ALVCH16525 3.3V CMOS 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS INDUSTRIAL TEMPERATURE RANGE 3.3V CMOS 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD FEATURES: IDT74ALVCH16525 DESCRIPTION: • 0.5 MICRON CMOS Technology |
Original |
IDT74ALVCH16525 18-BIT 18-BIT 250ps MIL-STD-883, 200pF, | |
SO56-2Contextual Info: IDT74ALVCH16525 3.3V CMOS 18-BIT REGISTERED BUS TRANSCEIVER EXTENDED COMMERCIAL TEMPERATURE RANGE IDT74ALVCH16525 3.3V CMOS 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD FEATURES: DESCRIPTION: – – – 0.5 MICRON CMOS Technology Typical tSK 0 (Output Skew) < 250ps |
Original |
IDT74ALVCH16525 18-BIT 18-BIT 250ps MIL-STD-883, 200pF, 635mm ALVCH16525: SO56-1) SO56-2 | |
Contextual Info: 3.3 V CMOS 18-BIT REGISTERED BUS TRANS CEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD FE A T U R E S : - 0.5 MICRON CMOS Technology - Typical - tsK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; D E S C R IP T IO N : This 18-bit registered bus transceiver is built using advanced dual |
OCR Scan |
18-BIT IDT74A VCH16525 S056-1) S056-2) S056-3) | |
l0203
Abstract: E4 mark IDT74LVCH16244 idt74lvc245 IDTQS3861 IDT74FCT163244 IDTQS3245 L0203-10 IDTQS3384 IDT74LVCH16245
|
Original |
L0203-10 l0203 E4 mark IDT74LVCH16244 idt74lvc245 IDTQS3861 IDT74FCT163244 IDTQS3245 IDTQS3384 IDT74LVCH16245 | |
philips diode PH 33J
Abstract: UM61256FK-15 sem 2106 inverter diagram IDT7024L70GB um61256 UM61256ak sram um61256fk15 HIGH VOLTAGE ISOLATION DZ 2101 C5584 IDT74LVC1G07ADY
|
Original |
10-BIT QS3L384) QS3L2384 QS3L384 QS3L2384 philips diode PH 33J UM61256FK-15 sem 2106 inverter diagram IDT7024L70GB um61256 UM61256ak sram um61256fk15 HIGH VOLTAGE ISOLATION DZ 2101 C5584 IDT74LVC1G07ADY | |
Contextual Info: FEATURES: - 0.5 MICRON CMOS Technology Typical tsK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) 0.635mm pitch SSOP, 0.50mm pitch TSSOP, and 0.40mm pitch TVSOP packages Extended commercial range of - 40°C to + 85°C |
OCR Scan |
250ps MIL-STD-883, 200pF, 635mm ALVCH16525: 18-bit S056-1) S056-2) S056-3) | |
Contextual Info: 3.3V CMOS 18-BIT REGISTERED BUSTRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD DESCRIPTION: FEATURES: - 0.5 M IC R O N C M O S Technology Typical tsK o (O utput S kew ) < 250p s E S D > 2 0 0 0 V per M IL -S T D -8 8 3 , Method 3 0 15; > 2 0 0 V using m achine model (C = 2 0 0 p F , R = 0) |
OCR Scan |
18-BIT IDT74ALVCH16525 | |
UM61256FK-15
Abstract: YD 6409 philips diode PH 33J um61256 um61256ak-15 PZ 5805 PHILIPS UM6164 KM6264BLS-7 UM61256ak sram IDT8M624
|
Original |
74F257, 74FCT257, 74FCT257T QS32257 QS3257 QS32257 UM61256FK-15 YD 6409 philips diode PH 33J um61256 um61256ak-15 PZ 5805 PHILIPS UM6164 KM6264BLS-7 UM61256ak sram IDT8M624 |