ICS853S9252I Search Results
ICS853S9252I Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: 2.5V, 3.3V ECL/LVPECL Clock /Data Fanout Buffer ICS853S9252I DATA SHEET General Description Features The ICS853S9252I is a 2.5V/3.3V ECL/LVPECL fanout buffer designed for high-speed, low phase-noise wireless infrastructure applications. The device fanouts a differential input signal to two |
Original |
ICS853S9252I ICS853S9252I sub-100ps 16-lead | |
|
Contextual Info: 2.5V, 3.3V ECL/LVPECL Clock/Data Fanout Buffer ICS853S9252I DATASHEET General Description Features The ICS853S9252I is a 2.5V/3.3V ECL/LVPECL fanout buffer designed for high-speed, low phase-noise wireless infrastructure applications. The device fanouts a differential input signal to two |
Original |
ICS853S9252I ICS853S9252I sub-100ps 16-lead | |
|
Contextual Info: 2.5V, 3.3V ECL/LVPECL Clock /Data Fanout Buffer ICS853S9252I DATA SHEET General Description Features The ICS853S9252I is a 2.5V/3.3V ECL/LVPECL fanout buffer designed for high-speed, low phase-noise wireless infrastructure applications. The device fanouts a differential input signal to two |
Original |
ICS853S9252I ICS853S9252I sub-100ps 16-lead |