DM54S40W Search Results
DM54S40W Datasheets (4)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| DM54S40W | National Semiconductor | Dual 4-Input NAND Buffers | Original | 94.82KB | 4 | ||
| DM54S40W | Fairchild Semiconductor | Dual 4-lnput NAND Buffers | Scan | 93.91KB | 4 | ||
| DM54S40W | National Semiconductor | Dual 4-input NAND Buffers | Scan | 175.92KB | 4 | ||
| DM54S40W-ML | Unknown | Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. | Historical | 43.19KB | 1 |
DM54S40W Price and Stock
National Semiconductor Corporation DM54S40W-MIL |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
DM54S40W-MIL | 70 |
|
Buy Now | |||||||
DM54S40W Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
W16BContextual Info: National Auâ Semiconductor DM54S40/DM74S40 Dual 4-Input NAND Buffers General Description This device contains two independent gates each of which performs the logic NAND function. Connection Diagram Dual-ln-Llne Package TL/F/6453-1 Order Number DM54S40J, DM54S40W or DM74S40N |
OCR Scan |
dm54s40/dm74s40tl/f/6453-1dm54s40jdm54s40w+2 | |
w16b
Abstract: C1995 DM54S40 DM54S40J DM54S40W DM74S40 DM74S40N J14A N14A
|
Original |
dm54s40dm74s40dm54s40jdm54s40w+6 | |
w16b
Abstract: DM74S40 DM54S40J DM54S40W DM74S40N J14A N14A
|
Original |
dm74s40ds006453-1dm54s40jdm54s40w+5 | |
|
Contextual Info: June 1989 DM54S40/DM74S40 Dual 4-Input NAND Buffers General Description This device contains two independent gates each of which performs the logic NAND function. Connection Diagram Dual-In-Line Package TL/F/6453-1 Order Number DM54S40J, DM54S40W or DM74S40N |
OCR Scan |
dm54s40/dm74s40tl/f/6453-1dm54s40jdm54s40w+3 | |
|
Contextual Info: S40 National Sem iconductor DM54S40/DM74S40 Dual 4-Input NAND Buffers General Description This device contains two independent gates each of which performs the logic NAND function. Connection Diagram Dual-ln-Line Package TL/F/6453-1 Order Number DM54S40J, DM54S40W or DM74S40N |
OCR Scan |
dm54s40/dm74s40tl/f/6453-1dm54s40jdm54s40w+1 | |
1351d
Abstract: w16b DM54S40J DM54S40W DM74S40N J14A N14A
|
OCR Scan |
dm54s40/dm74s40tl/f/6453-1dm54s40jdm54s40w+7 | |
|
Contextual Info: S E M IC O N D U C T O R tm DM74S40 Dual 4-Input NAND Buffers General Description This device contains tw o independent gates each of which perform s the logic NAND function. Connection Diagram D jal-ln-Line Packa ae C2 02 Vrc A2 ß2 NC 12 l.i Y2 !1 10 |ll |
OCR Scan |
dm74s40dm54s40jdm54s40wdm74s40n+1 | |
18-SO
Abstract: DM54S40 DM54S40J DM54S40W DM74S40 DM74S40N J14A N14A W16B
|
OCR Scan |
dm74s40dm54s40jdm54s40wdm74s40n+6 | |
W16BContextual Info: S E M IC O N D U C T O R tm DM74S40 Dual 4-Input NAND Buffers General Description This device contains two independent gates each of which performs the logic NAND function. Connection Diagram Dual-ln-Line Package V „ 02 C2 i.i NC 12 B2 A2 Ÿ2 ! 10 |ll 8 |
OCR Scan |
dm74s40ds006453-dm54s40jdm54s40w+2 | |
W16BContextual Info: S S O National Æjâ Semiconductor DM54S40/DM74S40 Dual 4-Input NAND Buffers General Description This device contains two independent gates each of which performs the logic NAND function. Connection Diagram Dual-In-Line Package Ï» j 1? 13 11 3 to 8 À = > 1 |
OCR Scan |
dm54s40/dm74s40dm54s40jdm54s40wdm74s40n+2 |