ARM1156T2-S
Abstract: AMBA AXI to APB BUS Bridge AMBA AXI to APB BUS Bridge architecture PL022 AXI-64 interface ARM processor data flow PL300 AMBA AHB to AXI AMBA AHB bus protocol ARM1156T2S
Contextual Info: ARM1156T2-S TCM-only Processor with ECC Protection and Reference Design CW001145 FEATURES • 450 MHz timing-closed hardmac OVERVIEW The LSI Logic implementation of the ARM1156T2-S processor for cell-based ASIC provides an integration friendly solution for applications like mass storage
|
Original
|
arm1156t2-scw001145arm966e-sc20069+9amba axi to apb bus bridgeamba axi to apb bus bridge architecturepl022axi-64 interfacearm processor data flowpl300amba ahb to axiamba ahb bus protocolarm1156t2s
|
PDF
|