CD74HC73 Search Results
CD74HC73 Result Highlights (3)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| CD74HC73E |
|
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-PDIP -55 to 125 |
|
|
|
| CD74HC73M96 |
|
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 |
|
|
|
| CD74HC73MT |
|
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 |
|
|
CD74HC73 Datasheets (38)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| CD74HC73 |
|
Dual J-K Flip-Flop with Reset Negative-Edge Trigger | Original | 56.28KB | 8 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73 |
|
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset | Original | 45.5KB | 8 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73E |
|
Dual J-K Flip-Flop with Reset Negative-Edge Trigger | Original | 149.6KB | 11 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73E |
|
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-PDIP -55 to 125 | Original | 455.21KB | 15 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73E |
|
Dual J-K Flip-Flop with Reset Negative-Edge Trigger | Original | 56.28KB | 8 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73E |
|
CD74HC73 - High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-PDIP -55 to 125 | Original | 633.59KB | 17 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73E | Unknown | Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. | Historical | 40.04KB | 1 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73E96 |
|
Dual J-K Flip-Flop with Reset Negative-Edge Trigger | Original | 45.51KB | 8 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73EE4 |
|
Dual J-K Flip-Flop with Reset Negative-Edge Trigger | Original | 280.47KB | 13 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73EE4 |
|
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-PDIP -55 to 125 | Original | 455.21KB | 15 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73EE4 |
|
CD74HC73 - High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-PDIP -55 to 125 | Original | 633.59KB | 17 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73EG4 |
|
Integrated Circuits (ICs) - Logic - Flip Flops - IC FF JK TYPE DUAL 1BIT 14DIP | Original | 632.89KB | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73M |
|
Dual J-K Flip-Flop with Reset Negative-Edge Trigger | Original | 149.6KB | 11 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73M |
|
Dual J-K Flip-Flop with Reset Negative-Edge Trigger | Original | 56.28KB | 8 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73M |
|
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 | Original | 455.21KB | 15 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73M |
|
CD74HC73 - High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 | Original | 633.59KB | 17 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73M | Unknown | Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. | Historical | 40.04KB | 1 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73M96 |
|
HIGH SPEED CMOS LOGIC DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH RESET | Original | 56.27KB | 8 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73M96 |
|
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 | Original | 455.21KB | 15 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HC73M96 |
|
CD74HC73 - High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 | Original | 633.59KB | 17 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC73 Price and Stock
Texas Instruments CD74HC73M96IC FF JK TYPE DBL 1-BIT 14-SOIC |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CD74HC73M96 | Digi-Reel | 5,021 | 1 |
|
Buy Now | |||||
|
CD74HC73M96 | 473 |
|
Buy Now | |||||||
|
CD74HC73M96 | 2,169 | 53 |
|
Buy Now | ||||||
|
CD74HC73M96 | Cut Strips | 2,169 | 6 Weeks | 1 |
|
Buy Now | ||||
|
CD74HC73M96 | 1,776 |
|
Get Quote | |||||||
|
CD74HC73M96 | 71 | 1 |
|
Buy Now | ||||||
|
CD74HC73M96 | 1,160 |
|
Get Quote | |||||||
|
CD74HC73M96 | 42 |
|
Get Quote | |||||||
|
CD74HC73M96 | 21 |
|
Buy Now | |||||||
|
CD74HC73M96 | 1,800 |
|
Buy Now | |||||||
Texas Instruments CD74HC73EIC FF JK TYPE DBL 1-BIT 14-PDIP |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CD74HC73E | Tube | 752 | 1 |
|
Buy Now | |||||
|
CD74HC73E | 782 |
|
Buy Now | |||||||
|
CD74HC73E | 1,213 | 585 |
|
Buy Now | ||||||
|
CD74HC73E | Bulk | 96 | 1 |
|
Buy Now | |||||
|
CD74HC73E | 1,213 | 1 |
|
Buy Now | ||||||
|
CD74HC73E | 126 | 1 |
|
Buy Now | ||||||
|
CD74HC73E | 285 |
|
Get Quote | |||||||
|
CD74HC73E | Tube | 600 | 0 Weeks, 1 Days | 1 |
|
Buy Now | ||||
Texas Instruments CD74HC73MIC FF JK TYPE DBL 1-BIT 14-SOIC |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CD74HC73M | Tube | 156 | 1 |
|
Buy Now | |||||
|
CD74HC73M | 3,529 | 455 |
|
Buy Now | ||||||
|
CD74HC73M | 6,754 | 1 |
|
Buy Now | ||||||
|
CD74HC73M | 1,930 |
|
Buy Now | |||||||
Texas Instruments CD74HC73MTIC FF JK TYPE DBL 1-BIT 14-SOIC |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CD74HC73MT | Cut Tape | 14 | 1 |
|
Buy Now | |||||
|
CD74HC73MT | 15 |
|
Get Quote | |||||||
|
CD74HC73MT | 1,830 |
|
Buy Now | |||||||
Rochester Electronics LLC CD74HC73EIC FF JK TYPE DBL 1-BIT 14-PDIP |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CD74HC73E | Bulk | 421 |
|
Buy Now | ||||||
CD74HC73 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: [ /Title CD74 HC73, CD74 HCT73 /Subject (Dual J-K FlipFlop CD54HC73, CD74HC73, CD74HCT73 Data sheet acquired from Harris Semiconductor SCHS134E Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 - Revised September 2003 Features Description |
Original |
CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 HC/HCT107 | |
CD54HC73
Abstract: CD54HC73F3A CD74HC73 CD74HC73E CD74HC73M CD74HCT73 HC73
|
Original |
HCT73 CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 CD54HC73 CD54HC73F3A CD74HC73 CD74HC73E CD74HC73M HC73 | |
CD54HC73
Abstract: CD54HC73F3A CD74HC73 CD74HC73E CD74HC73M CD74HCT73 HC73
|
Original |
HCT73 CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 CD54HC73 CD54HC73F3A CD74HC73 CD74HC73E CD74HC73M HC73 | |
|
Contextual Info: [ /Title CD74 HC73, CD74 HCT73 /Subject (Dual J-K FlipFlop CD54HC73, CD74HC73, CD74HCT73 Data sheet acquired from Harris Semiconductor SCHS134E Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 - Revised September 2003 Features Description |
Original |
CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 HC/HCT107 | |
CD54HC73
Abstract: CD54HC73F3A CD74HC73 CD74HC73E CD74HC73M CD74HCT73 HC73
|
Original |
HCT73 CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 CD54HC73 CD54HC73F3A CD74HC73 CD74HC73E CD74HC73M HC73 | |
|
Contextual Info: CD74HC73, CD74HCT73 ^ Texas In s t r u m e n t s Data sheet acquired from Harris Semiconductor SCHS134 Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 Features Description • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times |
OCR Scan |
CD74HC73, CD74HCT73 SCHS134 CD74HC73 CD74HCT73 | |
|
Contextual Info: [ /Title CD74 HC73, CD74 HCT73 /Subject (Dual J-K FlipFlop CD54HC73, CD74HC73, CD74HCT73 Data sheet acquired from Harris Semiconductor SCHS134E Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 - Revised September 2003 Features Description |
Original |
CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 HC/HCT107 | |
|
Contextual Info: CD74HC73, CD74HCT73 S E M I C O N D U C T O R Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 Features Description • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times The Harris CD74HC73 and CD74HCT73 utilize silicon gate |
Original |
CD74HC73, CD74HCT73 CD74HC73 CD74HCT73 HC/HCT107 74HCT 1-800-4-HARRIS | |
74HCT
Abstract: 74LS CD74HC73 CD74HC73E CD74HCT73 CD74HCT73E HC73
|
Original |
HCT73 CD74HC73, CD74HCT73 SCHS134 CD74HC73 CD74HCT73 74HCT 74LS CD74HC73E CD74HCT73E HC73 | |
HS-134Contextual Info: CD74HC73, CD74HCT73 ^ Texas In s t r u m e n t s Data sheet acquired from Harris Sem iconductor SC HS134 Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 Features Description • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times |
OCR Scan |
HS134 CD74HC73, CD74HCT73 CD74HC73 CD74HCT73 HC/HCT107 HS-134 | |
|
Contextual Info: [ /Title CD74 HC73, CD74 HCT73 /Subject (Dual J-K FlipFlop CD54HC73, CD74HC73, CD74HCT73 Data sheet acquired from Harris Semiconductor SCHS134E Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 - Revised September 2003 Features Description |
Original |
CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 HC/HCT107 | |
CD54HC73
Abstract: CD54HC73F3A CD74HC73 CD74HC73E CD74HC73M CD74HCT73 HC73
|
Original |
HCT73 CD54HC73, CD74HC73, CD74HCT73 SCHS134D CD74HCT73 CD54HC73 CD54HC73F3A CD74HC73 CD74HC73E CD74HC73M HC73 | |
CD54HC73
Abstract: CD54HC73F3A CD74HC73 CD74HC73E CD74HC73M CD74HCT73 HC73
|
Original |
HCT73 CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 CD54HC73 CD54HC73F3A CD74HC73 CD74HC73E CD74HC73M HC73 | |
|
Contextual Info: [ /Title CD74 HC73, CD74 HCT73 /Subject (Dual J-K FlipFlop CD54HC73, CD74HC73, CD74HCT73 Data sheet acquired from Harris Semiconductor SCHS134E Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 - Revised September 2003 Features Description |
Original |
CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 HC/HCT107 | |
|
|
|||
cd54hc73f
Abstract: CD54HC73 CD54HC73F3A CD74HC73 CD74HC73E CD74HC73M CD74HCT73 HC73
|
Original |
HCT73 CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 cd54hc73f CD54HC73 CD54HC73F3A CD74HC73 CD74HC73E CD74HC73M HC73 | |
|
Contextual Info: [ /Title CD74 HC73, CD74 HCT73 /Subject (Dual J-K FlipFlop CD54HC73, CD74HC73, CD74HCT73 Data sheet acquired from Harris Semiconductor SCHS134E Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 - Revised September 2003 Features Description |
Original |
CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 HC/HCT107 | |
|
Contextual Info: [ /Title CD74 HC73, CD74 HCT73 /Subject (Dual J-K FlipFlop CD54HC73, CD74HC73, CD74HCT73 Data sheet acquired from Harris Semiconductor SCHS134E Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 - Revised September 2003 Features Description |
Original |
CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 HC/HCT107 | |
|
Contextual Info: [ /Title CD74 HC73, CD74 HCT73 /Subject (Dual J-K FlipFlop CD54HC73, CD74HC73, CD74HCT73 Data sheet acquired from Harris Semiconductor SCHS134E Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 - Revised September 2003 Features Description |
Original |
CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 HC/HCT107 | |
|
Contextual Info: ASSESS? CD74HC73, CD74HCT73 Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 Features Description • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times The Harris CD74HC73 and CD74HCT73 utilize silicon gate |
OCR Scan |
CD74HC73, CD74HCT73 CD74HC73 CD74HCT73 HC/HCT107 74HCT | |
|
Contextual Info: [ /Title CD74 HC73, CD74 HCT73 /Subject (Dual J-K FlipFlop CD54HC73, CD74HC73, CD74HCT73 Data sheet acquired from Harris Semiconductor SCHS134E Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 - Revised September 2003 Features Description |
Original |
HCT73 CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 | |
|
Contextual Info: [ /Title CD74 HC73, CD74 HCT73 /Subject (Dual J-K FlipFlop CD54HC73, CD74HC73, CD74HCT73 Data sheet acquired from Harris Semiconductor SCHS134E Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 - Revised September 2003 Features Description |
Original |
CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 HC/HCT107 | |
|
Contextual Info: [ /Title CD74 HC73, CD74 HCT73 /Subject (Dual J-K FlipFlop CD54HC73, CD74HC73, CD74HCT73 Data sheet acquired from Harris Semiconductor SCHS134E Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 - Revised September 2003 Features Description |
Original |
CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 HC/HCT107 | |
|
Contextual Info: CD74HC73, CD74HCT73 fC l H A R R IS S E M I C O N D U C T O R Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 Features • Description Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times The Harris CD74HC73 and CD74HCT73 utilize silicon gate |
OCR Scan |
CD74HC73, CD74HCT73 CD74HC73 CD74HCT73 HC/HCT107 74HCT 1-800-4-HARRIS | |
JK Flip-flopContextual Info: [ /Title CD74 HC73, CD74 HCT73 /Subject (Dual J-K FlipFlop CD54HC73, CD74HC73, CD74HCT73 Data sheet acquired from Harris Semiconductor SCHS134E Dual J-K Flip-Flop with Reset Negative-Edge Trigger February 1998 - Revised September 2003 Features Description |
Original |
CD54HC73, CD74HC73, CD74HCT73 SCHS134E CD74HCT73 HC/HCT107 JK Flip-flop | |