|
CD54HCT10
|
|
Texas Instruments
|
High Speed CMOS LogicTriple 3-Input NAND Gate |
Original |
PDF
|
32.55KB
|
6
|
|
CD54HCT10/3A
|
|
Harris Semiconductor
|
Triple 3-Input NAND Gate |
Original |
PDF
|
12.12KB
|
1
|
|
CD54HCT10/3A
|
|
RCA Solid State
|
Triple 3-lnput NAND Gate |
Scan |
PDF
|
37.61KB
|
1
|
|
CD54HCT107
|
|
Texas Instruments
|
Dual J-K Flip-Flop with ResetNegative-Edge Trigger |
Original |
PDF
|
45.14KB
|
8
|
|
CD54HCT107/3A
|
|
Harris Semiconductor
|
Dual J-K Flip-Flop with Reset |
Original |
PDF
|
10.99KB
|
1
|
|
CD54HCT107/3A
|
|
RCA Solid State
|
High-Reliability High-Speed CMOS Logic ICs |
Scan |
PDF
|
67.66KB
|
2
|
|
CD54HCT107/3A
|
|
RCA Solid State
|
High-Reliability High-Speed CMOS Logic ICs |
Scan |
PDF
|
66.9KB
|
2
|
|
CD54HCT107F3A
|
|
Texas Instruments
|
CD54HCT107 - IC HCT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14, FF/Latch |
Original |
PDF
|
630.46KB
|
16
|
|
CD54HCT107F3A
|
|
Texas Instruments
|
Dual J-K Flip-Flop with Reset Negative-Edge Trigger |
Original |
PDF
|
45.14KB
|
8
|
|
CD54HCT109
|
|
Texas Instruments
|
High Speed CMOS Logic Dual Positive-Edge Trigger J-K Flip-Flops with Set and Reset |
Original |
PDF
|
46.64KB
|
8
|
|
CD54HCT109/3A
|
|
Harris Semiconductor
|
Dual J-K Flip-Flop with Set and Reset |
Original |
PDF
|
10.88KB
|
1
|
|
CD54HCT109/3A
|
|
RCA Solid State
|
High-Reliability High-Speed CMOS Logic ICs |
Scan |
PDF
|
67.66KB
|
2
|
|
CD54HCT109/3A
|
|
RCA Solid State
|
High-Reliability High-Speed CMOS Logic ICs |
Scan |
PDF
|
68.48KB
|
2
|
|
CD54HCT109/3A
|
|
RCA Solid State
|
High-Reliability High-Speed CMOS Logic ICs |
Scan |
PDF
|
66.9KB
|
2
|
|
|
|
CD54HCT109F3A
|
|
Texas Instruments
|
High Speed CMOS Logic Dual Positive-Edge Trigger J-K Flip-Flops with Set and Reset 16-CDIP -55 to 125 |
Original |
PDF
|
457.52KB
|
15
|
|
CD54HCT109F3A
|
|
Texas Instruments
|
Dual J-inverted K Flip-Flop with Set and Reset Positive-Edge Trigger |
Original |
PDF
|
155.36KB
|
11
|
|
CD54HCT109F3A
|
|
Texas Instruments
|
CD54HCT109 - High Speed CMOS Logic Dual Positive-Edge Trigger J-K Flip-Flops with Set and Reset 16-CDIP -55 to 125 |
Original |
PDF
|
440.61KB
|
16
|
|
CD54HCT109F3A
|
|
Texas Instruments
|
HIGH SPEED CMOS LOGIC DUAL POSITIVE-EDGE TRIGGER J-K FLIP-FLOPS WITH SET AND RESET |
Original |
PDF
|
57.16KB
|
8
|
|
CD54HCT109F3A
|
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
Historical |
PDF
|
45.34KB
|
1
|
|
CD54HCT109F3A96
|
|
Texas Instruments
|
Dual J-invertedK Flip-Flop with Set and Reset Positive-Edge Trigger |
Original |
PDF
|
46.64KB
|
8
|