Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    932S421B Search Results

    932S421B Datasheets (4)

    Integrated Device Technology
    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    932S421BFLF
    Integrated Device Technology Integrated Circuits (ICs) - Clock/Timing - Application Specific - IC PCIE GEN2 MAIN CLOCK 56-SSOP Original PDF 223.12KB
    932S421BFLFT
    Integrated Device Technology Integrated Circuits (ICs) - Clock/Timing - Application Specific - IC PCIE GEN2 MAIN CLOCK 56-SSOP Original PDF 223.12KB
    932S421BGLF
    Integrated Device Technology Integrated Circuits (ICs) - Clock/Timing - Application Specific - IC PCIE GEN2 MAIN CLOCK 56TSSOP Original PDF 223.12KB
    932S421BGLFT
    Integrated Device Technology Integrated Circuits (ICs) - Clock/Timing - Application Specific - IC GEN2 MAIN CLK INTEL 56-TSSOP Original PDF 223.12KB
    SF Impression Pixel

    932S421B Price and Stock

    Integrated Device Technology Inc

    Integrated Device Technology Inc 932S421BGLFT

    Clock Generator 14.31818MHz-IN 400MHz-OUT 56-Pin TSSOP T/R
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics 932S421BGLFT 1,283
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Win Source Electronics ICS932S421BGLF 1,773
    • 1 -
    • 10 -
    • 100 $3.71
    • 1000 $3.33
    • 10000 $3.33
    Buy Now

    Integrated Device Technology Inc ICS932S421BGLFT

    IC GEN2 MAIN CLK INTEL 56-TSSOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Win Source Electronics ICS932S421BGLFT 1,680
    • 1 -
    • 10 -
    • 100 $3.71
    • 1000 $3.33
    • 10000 $3.33
    Buy Now

    932S421B Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    9DB102

    Abstract: 932S421BGLF ICS9DB102 9DB102BFILFT 9DB102BGILFT 9DB102BGLF
    Contextual Info: DATASHEET ICS9DB102 Two Output Differential Buffer for PCIe Gen1 & Gen2 Description Features/Benefits The ICS9DB102 zero-delay buffer supports PCI Express clocking requirements. The ICS9DB102 is driven by a differential SRC output pair from an ICS CK410/CK505-compliant main


    Original
    ics9db102ck410/ck505-compliant9db102932s421bglf+39db102bfilft9db102bgilft9db102bglf PDF

    ICS9DB1200

    Abstract: DB1200 9DB1200 ICS9DB1200C CK410B CK509B
    Contextual Info: DATASHEET Twelve Output Differential Buffer for PCIe Gen1/Gen2, QPI, and FBDIMM ICS9DB1200C Description Features/Benefits DB1200 Rev 2.0 Intel Yellow Cover Device • 3 selectable SMBus addresses for easy system expansion • Spread spectrum modulation tolerant, 0 to -0.5% down


    Original
    ics9db1200cdb1200ics9db1200100mhz+4ck410bck509b199707558g9db1200 PDF

    ICS932S421B

    Abstract: 1340G CK410B DOT96 ICS932S421 CK410B-generation
    Contextual Info: DATASHEET PCIe Gen2 and QPI Clock for Intel-Based Servers 932S421B Key Specifications: • PCIe Gen 2 compliant SRC outputs • QPI & FBD 2 compliant CPU clocks • CPU cycle-cycle jitter: < 50ps • SRC cycle-cycle jitter: < 125ps • PCI cycle-cycle jitter: < 500ps


    Original
    ics932s421b125ps500ps250ps+9100ppmck410b33mhz48mhz318mhz1340gdot96ics932s421ck410b-generation PDF

    CK410B datasheet

    Abstract: Frequency Generator 10kHz db1200GS 9FG1200 ICS932S421 DB1200G CK410 CK410B 9DB104 ICS9FG1200-1
    Contextual Info: DATASHEET ICS9FG1200D-1 Frequency Generator for Intel CPU, PCIe Gen2* & Fully Buffered DIMM Clocks Description Features/Benefits ICS9FG1200-1 follows the Intel DB1200GS Differential Buffer Specification. This buffer provides 12 output clocks for CPU Host Bus, PCIe Gen2, or Fully Buffered DIMM applications. The outputs


    Original
    ics9fg1200d-1ics9fg1200-1db1200gsck410b+9ics932s421400mhz199707558gck410b datasheetfrequency generator 10khz9fg1200db1200gck4109db104 PDF

    9FG1200

    Abstract: 932S421 p 1138b
    Contextual Info: DATASHEET ICS9FG1200D-1 Frequency Gearing Clock for CPU, PCIe Gen1, Gen2 & FBD Description Features/Benefits ICS9FG1200-1 follows the Intel DB1200GS Differential Buffer Specification. This buffer provides 12 output clocks for CPU Host Bus, PCIe Gen2, or Fully Buffered DIMM applications. The outputs


    Original
    ics9fg1200-1db1200gsck410bics932s421+6400mhzics9fg1200d-1199707558g9fg1200932s421p 1138b PDF

    Contextual Info: DATASHEET ICS9DB106 6 Output PCI Express* Buffer with CLKREQ# Function Description Features/Benefits The ICS9DB106 zero-delay buffer supports PCI Express clocking requirements. The ICS9DB106 is driven by a differential SRC output pair from an ICS CK409/CK410-compliant main clock generator


    Original
    ics9db106ck409/ck410-compliantics952601ics954101+49db106bfilf9db106bfilft9db106bflf9db106bflft PDF

    ICS932S421cGLFT

    Abstract: ICS932S421 fsb -016
    Contextual Info: ICS932S421C Integrated Circuit Systems, Inc. PCIe Gen 2 and QPI Clock for Intel-based Servers Recommended Application: PCIe Gen 2 & QPI compliant CK410B+ clock for Intel-based servers Key Specifications: • PCIe Gen 2 compliant SRC outputs • QPI & FBD 2 compliant CPU clocks


    Original
    ics932s421cck410b33mhz48mhz+6318mhz932s421bmo-153ics932s421cglftics932s421fsb -016 PDF

    BMC133

    Contextual Info: 932S421B Integrated Circuit Systems, Inc. PCIe Gen 2 and QPI Clock for Intel-based Servers Recommended Application: PCIe Gen 2 & QPI compliant CK410B+ clock for Intel-based servers Key Specifications: • PCIe Gen 2 compliant SRC outputs • QPI & FBD 2 compliant CPU clocks


    Original
    ics932s421bck410b125ps500ps+6250ps100ppm33mhz48mhz318mhzbmc133 PDF

    932S421BGLF

    Abstract: MO-150
    Contextual Info: DATASHEET 9DB106 Six Output Differential Buffer for PCIe Gen 2 Description Features/Benefits The 9DB106 zero-delay buffer supports PCIe Gen1 and Gen2 clocking requirements. The 9DB106 is driven by a differential SRC output pair from an IDT CK410/CK505-compliant main clock


    Original
    9db106ck410/ck505-compliantdejitter84932s421bglf+1mo-150 PDF

    Contextual Info: ICS9FG1904B-1 Integrated Circuit Systems, Inc. Frequency Generator for CPU, PCIe Gen 1, PCIe Gen 2 & FBD Recommended Application: Functionality at Power Up PLL Mode CLK_IN (CPU FSB) 1 FS_A_410 MHz 1 100 <= CLK_IN < 200 200<= CLK_IN <= 400 DB1900GS/GSO with 15:4 output grouping


    Original
    ics9fg1904b-1db1900gs/gso100ps9fg1904bk-1lft+21255b9fg1904b-1 PDF

    1386A

    Abstract: SMBA 27 9FG1901HKLFT
    Contextual Info: DATASHEET 9FG1901H Frequency Gearing Clock for CPU, PCIe Gen1 & FBD Description Features/Benefits The 9FG1901H follows the Intel DB1900G Differential Buffer Specification. This buffer provides 19 output clocks for CPU Host Bus, PCI-Express, or Fully Buffered DIMM applications. The outputs


    Original
    9fg1901hdb1900gck410bics932s421+6ics9fg1901400mhz199707558g1386asmba 279fg1901hklft PDF

    db1200GS

    Abstract: CK410B CK410B datasheet CK410 ICS9FG1904B-1 9FG1200 ICS9FG1904 DB1900GS 9FG1200-1
    Contextual Info: ICS9FG1904B-1 Integrated Circuit Systems, Inc. Frequency Generator for CPU, PCIe Gen 1, PCIe Gen 2 & FBD Recommended Application: Functionality at Power Up PLL Mode CLK_IN (CPU FSB) 1 FS_A_410 MHz 1 100 <= CLK_IN < 200 200<= CLK_IN <= 400 DB1900GS/GSO with 15:4 output grouping


    Original
    ics9fg1904b-1db1900gs/gso100ps9fg1904bk-1lft+101255b--08/03/079fg1904b-1db1200gsck410bck410b datasheetck4109fg1200ics9fg1904db1900gs9fg1200-1 PDF

    Contextual Info: DATASHEET ICS9DB102 2 Output PCI Express* Buffer with CLKREQ# Function Description Features/Benefits 1-to-2 Zero-delay or fanout buffer for PCI Express.The ICS9DB102 zero-delay buffer supports PCI Express clocking requirements. The ICS9DB102 is driven by a differential SRC


    Original
    ics9db102ck409/ck410-compliantics952601ics954101+1199707558g PDF

    932S421BGLF

    Abstract: ICS9DB106 ICS952601 ICS954101 MO-150 CN17-3 932S421
    Contextual Info: DATASHEET ICS9DB106 6 Output PCI Express* Buffer with CLKREQ# Function Description Features/Benefits The ICS9DB106 zero-delay buffer supports PCI Express clocking requirements. The ICS9DB106 is driven by a differential SRC output pair from an ICS CK409/CK410-compliant main clock generator


    Original
    ics9db106ck409/ck410-compliantics952601ics954101+6compatible/track8200199707558g932s421bglfmo-150cn17-3932s421 PDF

    DB1200GS

    Abstract: ICS932S421 9FG1200 932S421BGLF CK410 CK410B 1138-c
    Contextual Info: DATASHEET ICS9FG1200D-1 Frequency Gearing Clock for CPU, PCIe Gen1, Gen2 & FBD Description Features/Benefits ICS9FG1200D-1 follows the Intel DB1200GS Differential Buffer Specification. This buffer provides 12 output clocks for CPU Host Bus, PCIe Gen2, or Fully Buffered DIMM applications. The outputs


    Original
    ics9fg1200d-1db1200gsck410bics932s421+6400mhz100ps9fg1200932s421bglfck4101138-c PDF

    9DB1200

    Abstract: DB1200 ICS9DB1200 932S421 CK509
    Contextual Info: DATASHEET Twelve Output Differential Buffer for PCIe Gen1/Gen2, QPI, and FBDIMM 9DB1200C Description Features/Benefits DB1200 Rev 2.0 Intel Yellow Cover Device • 3 selectable SMBus addresses for easy system expansion • Spread spectrum modulation tolerant, 0 to -0.5% down


    Original
    db12009db1200cics9db1200100mhz+5ck410bck509b9db1200932s421ck509 PDF

    Contextual Info: DATASHEET ICS9DB102 2 Output PCI Express* Buffer with CLKREQ# Function Description Features/Benefits 1-to-2 Zero-delay or fanout buffer for PCI Express.The ICS9DB102 zero-delay buffer supports PCI Express clocking requirements. The ICS9DB102 is driven by a differential SRC


    Original
    ics9db102ck409/ck410-compliantics952601ics954101+1199707558g PDF

    Contextual Info: DATASHEET ICS9DB102 Two Output Differential Buffer for PCIe Gen1 & Gen2 Description Features/Benefits The ICS9DB102 zero-delay buffer supports PCI Express clocking requirements. The ICS9DB102 is driven by a differential SRC output pair from an ICS CK410/CK505-compliant main


    Original
    ics9db102ck410/ck505-compliant PDF

    Contextual Info: DATASHEET PCI e Ge n2 a nd QPI Clock for I nt e l-Ba se d Se r ve rs I CS9 3 2 S4 2 1 B Key Specifications: • PCIe Gen 2 compliant SRC outputs • QPI & FBD 2 compliant CPU clocks • CPU cycle-cycle jitter: < 50ps • SRC cycle-cycle jitter: < 125ps •


    Original
    125ps500ps250ps100ppm+5ck410b33mhz48mhz318mhz199707558g PDF

    9LRS954A4GLF

    Abstract: 954148AFLF 954128AFLF 9LPRS419DFLF 9LPR600CGLF 9lprs437aflf 9LPRS587EGLF 9lprs501pglf 951461BGLF 9LPRS479BGLF
    Contextual Info: Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA - 95138 PRODUCT/PROCESS CHANGE NOTICE PCN PCN #: TB1010-01 DATE: 28-Oct-2010 MEANS OF DISTINGUISHING CHANGED DEVICES: Product Affected: Product Mark Selective IDT products Back Mark


    Original
    tb1010-0128-oct-201028-jan-2011v103ylf+16mk74cb218brlftrv103ylftmk74cb218rlfv104ylfmk74cb218rlftrv104ylft9lrs954a4glf954148aflf954128aflf9lprs419dflf9lpr600cglf9lprs437aflf9lprs587eglf9lprs501pglf951461bglf9lprs479bglf PDF

    ICS932S421

    Abstract: 1386A 932420-1 CK410B datasheet CK410B
    Contextual Info: DATASHEET 9FG1901H Frequency Gearing Clock for CPU, PCIe Gen1 & FBD Description Features/Benefits The 9FG1901H follows the Intel DB1900G Differential Buffer Specification. This buffer provides 19 output clocks for CPU Host Bus, PCI-Express, or Fully Buffered DIMM applications. The outputs


    Original
    9fg1901hdb1900gck410bics932s421+6ics9fg1901400mhz199707558g1386a932420-1ck410b datasheet PDF

    9DB106BGLF

    Abstract: 932S421BGLF ICS952601 ICS954101 ICS9DB106 MO-150 idt ck410 C28E
    Contextual Info: DATASHEET ICS9DB106 6 Output PCI Express* Buffer with CLKREQ# Function Description Features/Benefits The ICS9DB106 zero-delay buffer supports PCI Express clocking requirements. The ICS9DB106 is driven by a differential SRC output pair from an ICS CK409/CK410-compliant main clock generator


    Original
    ics9db106ck409/ck410-compliantics952601ics954101+6compatible/track849db106bglf932s421bglfmo-150idt ck410c28e PDF

    932S421BGLF

    Abstract: MO-150
    Contextual Info: DATASHEET 9DB106 Six Output Differential Buffer for PCIe Gen 2 Description Features/Benefits The 9DB106 zero-delay buffer supports PCIe Gen1 and Gen2 clocking requirements. The 9DB106 is driven by a differential SRC output pair from an IDT CK410/CK505-compliant main clock


    Original
    9db106ck410/ck505-compliantdejitter84932s421bglf+1mo-150 PDF

    Contextual Info: ICS932S421C Integrated Circuit Systems, Inc. PCIe Gen 2 and QPI Clock for Intel-based Servers Recommended Application: PCIe Gen 2 & QPI compliant CK410B+ clock for Intel-based servers Key Specifications: • PCIe Gen 2 compliant SRC outputs • QPI & FBD 2 compliant CPU clocks


    Original
    ics932s421cck410b33mhz48mhz+4318mhz932s421bmo-153ics932s421cglft PDF