A80387
Abstract: fe6500 FE5400 intel 80387 weitek intel 80386 SL western digital pvga 80386 80387
Contextual Info: Advance Information 1 FE6000 Enhanced CPU and Peripheral Control Logic 100% Hardware Register Level and Software Compatible to the IBMTM Personal System/2TM Models SO, 60,70 and 80 Functionality Equivalent to the following: Two 8259 Interrupt Controllers
|
OCR Scan
|
fe600080386sx80387/80387sxcuosa11+15cmom1230c8aclk3743c33743msss7s8ss80a80387fe6500fe5400intel 80387weitekintel 80386 slwestern digitalpvga8038680387
|
PDF
|
Tundra 8085
Abstract: ta 8259 8085 timing diagram for interrupt 8086 interrupt structure Service mode tv CA80C85B CA82C59A CA82C59
Contextual Info: TUNDRA CA82C59A PROGRAMMABLE INTERRUPT CONTROLLER • Pin and functional compatibility with the industry standard 8259/8259A • Fully static, high speed design 10 & 8 MHz • Compatible with 8080/85,8086/88,80286/386 and 68000 family microprocessor systems
|
OCR Scan
|
cas2c59a8259/8259aca82c59aca82c59as+816-bitca82c59tundra 8085ta 82598085 timing diagram for interrupt8086 interrupt structureservice mode tvca80c85b
|
PDF
|
|
Contextual Info: 1285 Walt Whitman Road Melville, New York 11747-3081 516 271-6200 FAX No. (516) 271-8259/8260 http://www.ul.co m File E123535 Project 93SC14614 December 16, 1993 REPORT on COMPONENT - POWER SUPPLIES, INFORMATION TECHNOLOGY EQUIPMENT, INCLUDING ELECTRICAL BUSINESS EQUIPMENT
|
Original
|
e12353593sc14614 |
PDF
|
8254 vhdl code
Abstract: 8259 Programmable Peripheral Interface intel 80386 block diagram intel 82380 8254 vhdl 82380 verilog code for 8254 timer 8259 interrupt controller vhdl code intel 8259 8259 programmable interval timer
Contextual Info: Eight independently programm- able channels of 32-Bit DMA Twenty source, individually pro- C82380 32-Bit DMA Controller with Integrated Support Peripherals Core grammable Interrupt channels o Fifteen external interrupts o 5 internal interrupts o Intel 8259 superset
|
Original
|
32-bitc8238016-bit8254 vhdl code+98259 programmable peripheral interfaceintel 80386 block diagramintel 823808254 vhdl82380verilog code for 8254 timer8259 interrupt controller vhdl codeintel 82598259 programmable interval timer
|
PDF
|
SL 2128
Abstract: 80C86 CA80C85B CA82C59A CA80C85 SAB 8259
Contextual Info: TUNDRA CA82C59A PROGRAMMABLE INTERRUPT CONTROLLER • Pin and functional compatibility with the industry standard 8259/8259A • Fully static, high speed design 10 & 8 MHz • Compatible with 8080/85,8086/88,80286/386 and 68000 family microprocessor systems
|
OCR Scan
|
cas2c59a8259/8259aca82c59aca82c59as+716-bitca82c59sl 212880c86ca80c85bca80c85sab 8259
|
PDF
|
|
Contextual Info: AT40206 Features • • • • • • • • • Fully Compatible with PC/AT Architecture Fully Compatible with 8237 DMA Controller, 8259 Interrupt Controller, 8254 Timer/Counter, and 146818 Real-Time Clock Provides 7 DMA Channels, 13 Interrupt Request Channels,
|
OCR Scan
|
at4020674ls61216-mbyte84-pin+2100pin100-pin
|
PDF
|
|
Contextual Info: 1285 Walt Whitman Road Melville, New York 11747-3081 516 271-6200 FAX No. (516) 271-8259/8260 http://www.ul.com File E123535 Project 93SC16709 January 21, 1994 REPORT on COMPONENT - POWER SUPPLIES, INFORMATION TECHNOLOGY EQUIPMENT, INCLUDING ELECTRICAL BUSINESS EQUIPMENT
|
Original
|
e12353593sc16709 |
PDF
|
80C96
Abstract: 80c85 8085 Samsung DIP28 80c85
Contextual Info: KS82C59A PROGRAMMABLE INTERRUPT CONTROLLER FEATURES DESCRIPTION • Pin and functional compatibility with the industry standard 8259/8259A The KS82C59A is a high performance, completely programmable interrupt controller. It can process eight interrupt request inputs, assigning a priority level to each
|
OCR Scan
|
ks82c59a8259/8259a82c59a10mhz+480c9680c85 8085samsung dip2880c85
|
PDF
|
fe5030
Abstract: intel 80387sx pvga1 weitek 80387sx ibm technical faraday 80386 paradise vga FE6500 80387/80387SX
Contextual Info: Advance Information FE6000 Enhanced CPU and Peripheral Control Logic □ □ □ 100% Hardware RegisterLevel and Software Compatible to the IBM TM Personal System/2TM Models SO, 60,70 and 80 Functionality Equivalent to the following: Two 8259 Interrupt Controllers
|
OCR Scan
|
fe600080386sx80387/80387sx03595s+9fe5030intel 80387sxpvga1weitek80387sxibm technicalfaraday 80386paradise vgafe6500
|
PDF
|
sk 8085
Abstract: Tundra 8085 8085 timing diagram for interrupt CA80C85B CA82C59A
Contextual Info: fi TUND RA CA82C59A PROGRAMMABLE INTERRUPT CONTROLLER • Pin and functional compatibility with the industry standard 8259/8259A • Fully static, high speed design 10 & 8 MHz • Compatible with 8080/85,8086/88,80286/386 and 68000 family microprocessor systems
|
OCR Scan
|
ca82c59a8259/8259aca82c59as16-bit+5ca82c59sk 8085tundra 80858085 timing diagram for interruptca80c85b
|
PDF
|
|
Contextual Info: 1285 Walt Whitman Road Melville, New York 11747-3081 516 271-6200 FAX No. (516) 271-8259/8260 http://www.ul.co m File E123535 Project 98ME11255 March 9, 1998 REPORT ON COMPONENT - POWER SUPPLIES, INFORMATION TECHNOLOGY EQUIPMENT INCLUDING ELECTRICAL BUSINESS EQUIPMENT
|
Original
|
e12353598me11255 |
PDF
|
82C206
Abstract: chipset 82c206 CS8220 82C206 datasheet 7682, 8-BIT oscillator 82C206F cs8220 neat 82C206-INTEGRATED 8254 TIMER cascading 74*612
Contextual Info: 82C206 INTEGRATEDPERIPHERAL CONTROLLER 100%Compatibleto IBM’” PC AT 114 bytes of CMOS RAM memory Fully compatible to Intel’% 8237 DMA controller, 8259 Interrupt controller, 8254 Timer/Counter, and Motorolarms146818 Real Time Clock 8 MHz DMA clock with programmable
|
Original
|
82c206motorolarms14681884-pinchipset 82c206+8cs822082c206 datasheet7682, 8-bit oscillator82c206fcs8220 neat82c206-integrated8254 timer cascading74*612
|
PDF
|
74ls612
Abstract: 8237 DMA Controller Block Diagram of 8237 pin diagram 8259 memory mapper atmel 932 8259 8259 pin diagram 8254 TIMER pin diagram of 8237
Contextual Info: AT40206 Features • • • • • • • • • Fully Compatible with PC/AT Architecture Fully Compatible with 8237 DMA Controller, 8259 Interrupt Controller, 8254 Timer/Counter, and 146818 Real-Time Clock Provides 7 DMA Channels, 13 Interrupt Request Channels,
|
OCR Scan
|
at4020674ls61216-mbyte84-pin+11100pin100-pin8237 dma controllerblock diagram of 8237pin diagram 8259memory mapperatmel 93282598259 pin diagram8254 timerpin diagram of 8237
|
PDF
|
8061h
Abstract: lt6ma 80287 02F9 oti chipset NEC 765 serial port 8254 intel 80387sx
Contextual Info: OTI-052 1.0 INTRODUCTION TO THE OTI-052 I/O CONTROLLER OTI-052 Is an integrated I/O peripheral controller. It consists of the following functional blocks: • Dual 8259 compatible interrupt controller • 8254 compatible timer/counter • 16450 compatible serial communication controller
|
OCR Scan
|
oti-052oti-033oti-q528q387sx+980387sx8061hlt6ma8028702f9oti chipsetnec 765serial port 8254intel 80387sx
|
PDF
|
|
|
8254 TIMER
Abstract: 74ls612 IR012 8259 Programmable Interrupt Controller file 8259 pin diagram Block Diagram of 8237 74612 pin diagram 8259 8237 DMA Controller 8259
Contextual Info: AT40206 Features • • • • • • • • • Fully Compatible with PC/AT Architecture Fully Compatible with 8237 DMA Controller, 8259 Interrupt Controller, 8254 Timer/Counter, and 146818 Real-Time Clock Provides 7 DMA Channels, 13 Interrupt Request Channels,
|
OCR Scan
|
at4020674ls61216-mbyte1bq10+13irq13107m177g5743at40206-8jc8254 timerir0128259 programmable interrupt controller file8259 pin diagramblock diagram of 823774612pin diagram 82598237 dma controller8259
|
PDF
|
FE3031
Abstract: 8254 TIMER timer 8254 circuit FE3001 FE3010C FE300 80286 interrupt table intel 8259 interrupt controller command word of 8259
Contextual Info: FE3010C INTRO DUCTIO N 1.0 INTRODUCTION 1.1 DESCRIPTION 8259 interrupt controllers in cascade mode. Addi tional features include 15 interrupt channels, 3 timer channels, 7 DMA channels, DMA page registers, 8 MHz DMA, and TTL compatibility. As part of the Western Digital FE3600B and
|
OCR Scan
|
fe3010cfe3600bfe3600c80386sx+10fe3001fe3021fe303180386sx-based8254 timertimer 8254 circuitfe30080286 interrupt tableintel 8259 interrupt controllercommand word of 8259
|
PDF
|
MIPS R3081
Abstract: R3081 R3051 R3052
Contextual Info: N E W S R E L E A S E FOR IMMEDIATE RELEASE FOR FURTHER INFORMATION: Caroline Phillips, Public Relations Manager 408 492-8620 Alex Naqvi, Vice President of RISC Microprocessors (408) 492-8259 IDT ANNOUNCES 25% SPEED BOOST TO THE 32-BIT R3071 AND R3081 RISControllers
|
Original
|
32-bitr3071r3081r3041tm+4r3051tmmips r3081r3051r3052
|
PDF
|
SAB8259
Abstract: SAB82C206 82C206 4311 bcd decoder SAB 8259 Siemens eoi sab8237 82c206 ipc SAB8254 X07C
Contextual Info: SAB 82C206 Integrated Peripheral Controller • 100% com patible to PC /A T designs • Fully com patible to SAB 8237 D M A controller, SAB 8259 interrupt controller, SAB 8254 tim er/co u n ter, and 146818 real tim e clock • 7 D M A channels, 13 interrupt request channels,
|
OCR Scan
|
82c206pl-cc-84sab8259sab82c206+74311 bcd decodersab 8259siemens eoisab823782c206 ipcsab8254x07c
|
PDF
|
um82c211
Contextual Info: UM82C206 INTEGRATED PERIPHERAL CONTROLLER P R E L IM IN A R Y FEATURES I Fu lly com patible w ith PC /A T architecture I 8 MHz D M A clock with programmable internal divider for 4 MHz operation I Fu lly com patible w ith 8237 D M A controller, 8259 interrupt
|
OCR Scan
|
um82c206120ns74ls612a17-a23+1um82c211
|
PDF
|
X0329
Abstract: IMP82C206 Memory Mapper
Contextual Info: INTNTL mCROELCTN 47E J> W M 465042=] □□□1123 543 « I M P _IMP82C206 Features IMP82C206 — Integrated Peripherals Controller • Compatible with IBM PC/AT ■ Provides the fuliy-compatibie equivalent of Intel’s 8237 DMA Controller, 8259 Interrupt Controller, 8254 Timer/Counter, and
|
OCR Scan
|
imp82c206mc14681874ls612a434-0335+2x0329memory mapper
|
PDF
|
00012B
Abstract: 8085 timing diagram for interrupt 80286 address decoder mn 3101 80286 microprocessor pin out diagram 8086 interrupt structure lg crt monitor circuit diagram CA82C59A MD500 QQD1247
Contextual Info: NEWBRIDGE MICROSYSTEMS üflE J> bSflfllOi 0 Q 0 1 2 4 E b?l • NBP1C CA82C59A PROGRAMMABLE INTERRUPT CONTROLLER O Pin and functional compatibility with the industry standard 8259/8259A Fully static, high speed design 10 & 8 MHz Compatible with 8080/85, 8086/88, 80286/386 and
|
OCR Scan
|
ca82c59a8259/8259aca62c59as16-bit+11ca82c59ca82c59as00012b8085 timing diagram for interrupt80286 address decodermn 310180286 microprocessor pin out diagram8086 interrupt structurelg crt monitor circuit diagrammd500qqd1247
|
PDF
|
HM82C206
Contextual Info: HU A LON MICRO ELECTRONICS E4E » • MSTflOm □00UD3fl 1 ■ -y_ ^ Q ^ ~ 3 3 ~ 5- t in HM82C206 = T= INTEGRATED PERIPHERALS CONTROLLER ^ Features • Fully com patible to INTEL ’S 8237 DMA controller, 8259 interrupt controller, 8254 timer/counter, and motorola™'S 146814 real time clock
|
OCR Scan
|
00ud3flhm82c20610mhzaen16+6adstb16irq15irq14irq13irq12irq11
|
PDF
|
0Q012
Abstract: CA82C59A MD500 8085 nested interrupts 80286 Microprocessor address data bus
Contextual Info: NEWBRIDGE MICROSYSTEMS SfiE » biflfllOl 0 G 0 1 2 4 E b?l H N B M C CA82C59A PROGRAMMABLE INTERRUPT CONTROLLER " Pin and functional compatibility with the industry standard 8259/8259A Fully static, high speed design 10 & 8 MHz Compatible with 8080/85, 8086/88, 80286/386 and
|
OCR Scan
|
0q0124eca82c59a8259/8259ais82c59a+7ca62c59as16-bitca82c590q012md5008085 nested interrupts80286 microprocessor address data bus
|
PDF
|
8237 DMA Controller
Abstract: 82C206 HM82C206 8254 TIMER Hualon 8254 programmable counter
Contextual Info: H UAL ON MI CR O E L E C T R ON I C S U U ñ = S4E » • MSTflOm □□ODG3fl 1 ■ ~f~ 5" HM82C206 INTEGRA TED PERIPHERALS CONTROLLER = = = = = Features • Fully com patible to INTEL ’S 8237 DMA controller, 8259 interrupt controller, 8254 timer/counter, and motorola™'S 146814 real time clock
|
OCR Scan
|
hm82c20610mhzti9202122aen16+11adstb16irq15irq14irq13irq12irq118237 dma controller82c2068254 timerhualon8254 programmable counter
|
PDF
|