|
CDCV857ADGGG4
|
|
Texas Instruments
|
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 |
|
|
|
CDCV857ADGGR
|
|
Texas Instruments
|
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 |
|
|
|
CDCV857ADGG
|
|
Texas Instruments
|
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 |
|
|
|
78208-208HLF
|
|
Amphenol Communications Solutions
|
PV Shrouded Header, Wire to Board connector, 2 Wall Shrouded Header - Through Hole - Single row - 8 Positions 2.54mm - Right Angle. |
PDF
|
|
|
CDCVF2505DG4
|
|
Texas Instruments
|
PLL Clock Driver for Synch. DRAM & Gen. Purp. Apps W/Spread Spectrum Compatibility, Power Down Mode 8-SOIC -40 to 85 |
|
|
