|
Contextual Info: DESCRIPTION O F PIN FUNCTIONS PIN NO. NAME SYM BOL BUFFER TYPE DESCRIPTION HOST PROCESSOR INTERFACE 1/024 The data bus connection used by the host microprocessor to transm it data to and from the chip. These pins are in a highimpedance state when not in the output
|
OCR Scan
|
fdc37c669 |
PDF
|
8042 Keyboard Controller
Contextual Info: BACK FDC37C93x Plug and Play Compatible Ultra I/O Controller FEATURES • • • • • ISA Plug-and-Play Standard Version 1.0a Compatible Register Set 8042 Keyboard Controller - 2K Program ROM - 256 Bytes Data RAM - Asynchronous Access to Two Data
|
Original
|
fdc37c93xmc146818ds128776ved+18042 keyboard controller
|
PDF
|
STP2003QFP
Abstract: STP2003PQFP MK48T59 100-4183-05 isa bus isa bus data sheet floppy controller pinout pci slot pinout tri state CS4231
Contextual Info: STP2003QFP August 2001 PCIO DATA SHEET PCI I/O Controller DESCRIPTION The PCIO chip is a high integration, high performance single chip IO subsystem connected to the PCI local bus. Using a single PCI bus load it integrates high speed Ethernet and EBus2. EBus2 is a generic slave DMA
|
Original
|
stp2003qfp208-pinstp2003pqfpmk48t59+7100-4183-05isa busisa bus data sheetfloppy controller pinoutpci slot pinouttri statecs4231
|
PDF
|
|
Contextual Info: FDC37C957FR Ultra I/O Controller for Portable Applications FEATURES • • • • • • • • Configuration Register Set Compatible with ISA Plug-and-Play Standard Version 1.0a Serial IRQ meets IRQ Specification for PCI Systems - Quiet (Active) Mode
|
Original
|
fdc37c957fr16-bit |
PDF
|
em 154* "stepping motor"
Abstract: 8051 microcontroller interface with ps2 keyboard interfacing ps2 keyboard with 8051 ar8051 8051 midi 8051 CPU Datasheet 8051 keyboard 8051 ps2 keyboard circuit 8051 timing diagram ic 8051 serial infrared tx
Contextual Info: • • • • • Two Pulse Width Modulators - Independent Clock Rates - 7-bit Duty Cycle Granularity Intelligent Auto Power Management 2.88MB Super I/O Floppy Disk Controller - Relocatable to 480 Different Addresses - 13 IRQ Options - 4 DMA Options - Open Drain / Push-Pull Configurable
|
Original
|
82077aafdc37c957frem 154* "stepping motor8051 microcontroller interface with ps2 keyboard+8interfacing ps2 keyboard with 8051ar80518051 midi8051 cpu datasheet8051 keyboard8051 ps2 keyboard circuit8051 timing diagramic 8051 serial infrared tx
|
PDF
|
N8242PC
Abstract: intel 865 MOTHERBOARD pcb CIRCUIT diagram S82378ZB "intel 8242" 865 intel MOTHERBOARD CIRCUIT diagram PCB-3330-1010-D intel 865 MOTHERBOARD CIRCUIT diagram free circuit diagram of intel 865 motherboard N8242 PC MOTHERBOARD intel 865 circuit diagram
Contextual Info: AlphaPC64 Motherboard User’s Manual Order Number: EC–QLJKB–TE Revision/Update Information: Digital Equipment Corporation Maynard, Massachusetts This document supersedes the AlphaPC64 Motherboard User’s Manual EC–QLJKA–TE . July 1995 Possession, use, or copying of the software described in this publication is authorized only
|
Original
|
alphapc64n8242pcintel 865 motherboard pcb circuit diagrams82378zb+7intel 8242865 intel motherboard circuit diagrampcb-3330-1010-dintel 865 motherboard circuit diagramfree circuit diagram of intel 865 motherboardn8242pc motherboard intel 865 circuit diagram
|
PDF
|
ali m1489 A1
Abstract: ALi M5113 A2 ali m1487 B1 m1487 b1 ALI chipset M1489 ALI M1489 acer lcd inverter schematic ali m1487 M1487 lcd acer monitor circuit diagram
Contextual Info: Am486 Microprocessor PCI Customer Development Platform User’s Manual Order #22408A Am486® Microprocessor PCI Customer Development Platform User’s Manual 1998 by Advanced Micro Devices, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or
|
Original
|
am4862408ayear-2000ali m1489 a1+9ali m5113 a2ali m1487 b1m1487 b1ali chipset m1489ali m1489acer lcd inverter schematicali m1487m1487lcd acer monitor circuit diagram
|
PDF
|
MK48T59
Abstract: STP2003QFP FLOPPY pinout 24 82077COMPATIBLE sun sparc pinout
Contextual Info: S un M ic r o ele c t r o n ic s July 1997 PCIO DATA SHEET PCI I/O Controller D e s c r ip t io n The PC IO 111 chip is a high integration, high performance single chip IO subsystem connected to the PCI Local Bus. Using a single PCI bus load it integrates high speed Ethernet and EBus2. EBus2 is a generic slave DMA
|
OCR Scan
|
stp2003qfpdt06551208-pinmk48t59+3floppy pinout 2482077compatiblesun sparc pinout
|
PDF
|
MK48T59
Abstract: STP2003QFP sf3a floppy controller pinout pci slot pinout tri state 16C550 CS4231 P1284 PC87303
Contextual Info: 802-7836.frm Page 1 Monday, August 25, 1997 2:50 PM STP2003QFP July 1997 PCIO DATA SHEET PCI I/O Controller DESCRIPTION The PCIO [1] chip is a high integration, high performance single chip IO subsystem connected to the PCI Local Bus. Using a single PCI bus load it integrates high speed Ethernet and EBus2. EBus2 is a generic slave DMA bus Pseudo-ISA
|
Original
|
stp2003qfpdt06551208-pinstp2003pqfp+9mk48t59sf3afloppy controller pinoutpci slot pinouttri state16c550cs4231p1284pc87303
|
PDF
|