8-INPUT AND GATE Search Results
8-INPUT AND GATE Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| 5409/BCA |
|
5409 - AND GATE, QUAD 2-INPUT, WITH OPEN-COLLECTOR OUTPUTS - Dual marked (M38510/01602BCA) |
|
||
| 54F21/BCA |
|
54F21 - AND GATE, DUAL 4-INPUT - Dual marked (5962-8955401CA) |
|
||
| 5408/BCA |
|
5408 - AND GATE, QUAD 2-INPUT - Dual marked (M38510/01601BCA) |
|
||
| 54AC08/BCA |
|
54AC08 - AND Gate, AC Series, 4-Func, 2-Input, CMOS - Dual marked (M38510/75203BCA) |
|
||
| 54F08/BCA |
|
54F08 - AND Gate, F/FAST Series, 4-Func, 2-Input, TTL, CDIP14 - Dual marked (M38510/34001BCA) |
|
8-INPUT AND GATE Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
AD7822
Abstract: 4-20 mA interfacing with 8051 circuit AD7825 AD7829 RU-20 parallel communication between two 8051 using 825 standalone data acquisition system for 8051 half flash adc
|
Original |
AD7822/AD7825/AD7829 AD7822 C01321a 4-20 mA interfacing with 8051 circuit AD7825 AD7829 RU-20 parallel communication between two 8051 using 825 standalone data acquisition system for 8051 half flash adc | |
GD74HCT30Contextual Info: GD54/74HC30, GD54/74HCT30 8-INPUT NAND GATE General Description These devices are identical in pinout to the 54/7 4LS 30. They contain a single 8-input NAND gate. These devices are characterized for operation over wide temperature ranges to meet industry and |
OCR Scan |
GD54/74HC30, GD54/74HCT30 GD74HCT30 GD54HCT30 GD74HCT30 | |
|
Contextual Info: SN5409, SN54LS09, SN54S09, SN7409, SN74LS09, SN74S09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS DECEMBER 1 9 8 3 -R E V IS E D M A R C H 1 9 8 8 Package Options Include Plastic "Sm all Outline" P ackages, Ceram ic Chip Carriers and Flat P ackages, and Plastic and Ceram ic |
OCR Scan |
SN5409, SN54LS09, SN54S09, SN7409, SN74LS09, SN74S09 | |
|
Contextual Info: G054/74LS30 8-INPUT POSITIVE NAND GATE Description This device contains a single 8-input NAND gate and performs the following Boolean functions in positive logic. Y = A • Bj C E • F_G _H or Y = Â + B + C + D + Ë + F + 3 + H Function Table O U TP U T |
OCR Scan |
G054/74LS30 GD54/74LS30 | |
TTL SN 54LS00
Abstract: TTL SN 54S00 N74LS00 N74S00 sn74s00
|
OCR Scan |
SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00 54LS00, 54S00 74LS00. TTL SN 54LS00 TTL SN 54S00 N74LS00 N74S00 | |
63a38
Abstract: SN5403
|
OCR Scan |
SN5403, SN54LS03, SN54S03, SN7403, SN74LS03, SN74S03 SNS4LS03. 74LS03, 63a38 SN5403 | |
|
Contextual Info: SN54HC08, SN74HC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES www.ti.com SCLS081F – DECEMBER 1982 – REVISED JANUARY 2007 FEATURES • • • Typical tpd = 8 ns ±4-mA Output Drive at 5 V Low Input Current of 1 µA Max 3 12 4 11 5 10 6 9 7 8 VCC 4B 4A 4Y 3B |
Original |
SN54HC08, SN74HC08 SCLS081F SN54HC04. SN74HC04. | |
CDP1852CD3
Abstract: CDP1800 CDP1852D3
|
Original |
CDP1852/3, CDP1852C/3 CDP1852/3 CDP1852C/3 CDP1800-Series CDP1800 -55oC 125oC) CDP1852CD3 CDP1852D3 | |
|
Contextual Info: SN54HC08, SN74HC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES www.ti.com SCLS081F – DECEMBER 1982 – REVISED JANUARY 2007 FEATURES • • • Typical tpd = 8 ns ±4-mA Output Drive at 5 V Low Input Current of 1 µA Max 3 12 4 11 5 10 6 9 7 8 VCC 4B 4A 4Y 3B |
Original |
SN54HC08, SN74HC08 SCLS081F SN54HC04. SN74HC04. | |
|
Contextual Info: AVG Semiconductors DDiT DV74LS166 DV74ALS166 8-Bit Shift Register This device is a parallel-in or serial-in, serial-out shift register with gated clock inputs and an overriding clear input. Load input estab lishes the parallel-in or serial-in mode. When high, this input en |
OCR Scan |
DV74LS166 DV74ALS166 DV74LS166, 1-800-AVG-SEMI LS166 ALS166 | |
64LS11
Abstract: 74LS11M
|
OCR Scan |
SN54LS11, SN54S11, SN74LS11, SN74S11 54LS11, SN74S11 64LS11 74LS11M | |
|
Contextual Info: GD54/74LS30 8-INPUT POSITIVE NAND GATE Description This device contains a single 8-input NAND gate and performs the following Boolean functions in positive logic. Y = A B C D E F G H or Y=Â+B+C+D+Ë+F+S+H Function Table OUTPUT INPUTS A THRU H Y All inputs H |
OCR Scan |
GD54/74LS30 | |
74HC08
Abstract: 54HC08
|
OCR Scan |
SN54HC08, SN74HC08 300-m 74HC08 54HC08 | |
74LVC1G08
Abstract: 74LVC1G08GW 74LVC1G08GF 74LVC1G08GM 74LVC1G08GV 74LVC1G08GS
|
Original |
74LVC1G08 74LVC1G08 74LVC1G08GW 74LVC1G08GF 74LVC1G08GM 74LVC1G08GV 74LVC1G08GS | |
|
|
|||
74LS164
Abstract: DM74LS164 DM74LS164M DM74LS164N M14A MS-001 N14A
|
Original |
DM74LS164 DM74LS164 74LS164 DM74LS164M DM74LS164N M14A MS-001 N14A | |
DF1 Pinout
Abstract: CDP68HC68P1E CDP68HC05C16B CDP68HC05C4B CDP68HC68P1 CDP68HC68P1D CDP68HC68P1M MS-001-BB
|
Original |
CDP68HC68P1 CDP68HC68P1 DF1 Pinout CDP68HC68P1E CDP68HC05C16B CDP68HC05C4B CDP68HC68P1D CDP68HC68P1M MS-001-BB | |
6N137 optoContextual Info: Schematics and Specifications 8-Pin Package NC 1 + 2 V 10 Mbit/s High-Speed Logic Gate Output; DC Threshold Sensing Input 8 VCC 7 VE F – 3 NC 4 6 VO 5 GND 8-Pin Package Dual Channel + 1 V 8 VCC IFT (mA) max VOL (V) max ICCH (µs) max ICCL (mA) max tPHL/tPLH |
Original |
6N137 HCPL-0600 HCPL-0601 HCPL-2601 HCPL-2611 HCPL-2630 HCPL-2631 21V02 74OL6000 74OL6001 6N137 opto | |
A6275
Abstract: 200F A6275EA-T A6275ELWTR-T A6276 A6277 TB62705CP
|
Original |
A6275 TB62705CP A6275 200F A6275EA-T A6275ELWTR-T A6276 A6277 TB62705CP | |
202E
Abstract: A6277
|
Original |
A6277 TD62715FN A6277 20-pin 202E | |
motorola 74LS08
Abstract: 74LS08 ttl TTL 74ls08 data sheet 74ls08 SN54/74LS08 74Ls08 truth table 74ls08 74LS08 PIN 751A-02 not 74Ls08
|
Original |
SN54/74LS08 51A-02 SN54LSXXJ SN74LSXXN SN74LSXXD motorola 74LS08 74LS08 ttl TTL 74ls08 data sheet 74ls08 SN54/74LS08 74Ls08 truth table 74ls08 74LS08 PIN 751A-02 not 74Ls08 | |
TTL 74ls21
Abstract: 751A-02 motorola 74ls21
|
Original |
SN54/74LS21 51A-02 SN54LSXXJ SN74LSXXN SN74LSXXD TTL 74ls21 751A-02 motorola 74ls21 | |
|
Contextual Info: CMOS Logic MN4000B Series MN4081B/MN4081BS MN4081B MN4081BS Quad 2-Input AND G at es • Description I P- 1 The M N 4 0 8 1 B/S axe positive 2-input A N D gates and have 4 c ircuits in a package. T he outputs are fu lly buffered to im prove the propagation |
OCR Scan |
MN4000B MN4081B/MN4081BS MN4081B MN4081BS | |
|
Contextual Info: OPA445 SBOS156B − MARCH 1987 − REVISED APRIL 2008 High Voltage FET-Input OPERATIONAL AMPLIFIER FEATURES DESCRIPTION D WIDE-POWER SUPPLY RANGE: D D D ±10V to ±45V HIGH SLEW RATE: 15V/µs LOW INPUT BIAS CURRENT: 10pA STANDARD-PINOUT TO-99, DIP, SO-8 PowerPAD, AND SO-8 SURFACE-MOUNT |
Original |
OPA445 SBOS156B OPA445 | |
|
Contextual Info: SN54LS21, SN74LS21 DUAL 4-INPUT POSITIVE-AND GATES APRIL 1 9 8 5 - SN54LS21 . . . J OR W PACKAGE SN74LS21 . . . D OR N PACKAGE Package Options Include Plastic "Sm all O u tline " Packages. Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs |
OCR Scan |
SN54LS21, SN74LS21 SN54LS21 SN54LS21 SN74LS21 | |