tag 9018
Abstract: MIPS Translation Lookaside Buffer TLB R3000 mips r2000a
Contextual Info: 14E D INTEGRATED DEVICE • 4flHS771 0003^05 3 ■ PRELIMINARY IDT 79R2000A RISC CPU PROCESSOR IntegratedDevlcelechndogyInc T-V? '/7 • Optimizing Compilers available Include: C, FORTRAN, Pascal, P l/f , COBOL, Ada FEATURES: • Full 3 2-blt Operation-Thirty-two 32-bit registers and air
|
OCR Scan
|
4flhs77132-bit79r2000ar2000a+879r2q10ans/25pfidt79r2000aidt79r2000ax144-pintag 9018mips translation lookaside buffer tlb r3000mips r2000a
|
PDF
|
79R3000
Contextual Info: RISC CPU PROCESSOR IDT79R3000 • Supports concurrent refill and execution of instructions. • Partial word stores executed as read-modify-write operations. • 6 external interrupt inputs up to 64 different sources , 2 software interrupts, with single cycle latency to exception
|
OCR Scan
|
idt79r3000mil-std-883idt79r200032-bit+3144-pin172-pin79r3000
|
PDF
|
tag3l
Abstract: 2000AG
Contextual Info: RISC CPU PROCESSOR FEATURES: • F ull 3 2 -b it O p e ra tio n -T h irty -tw o 3 2 -b it re giste rs and a ll ins tru ctio n s a n d a d d re sse s a re 3 2 - bit. • E fficie n t p ip e lin in g —T h e C P U ’s 5-sta g e p ip e lin e desig n a ssists in o b ta in in g a n e xe cu tio n rate a p p ro a c h in g o n e
|
OCR Scan
|
79r2000ans/25pf79r2010aidt79r2000a+4idt79r2000ax144-pintag3l2000ag
|
PDF
|
79r3000
Abstract: IDT79R3000 idt 79r3000 79R3010 R3000 IDT79R2000 jalr harvard architecture
Contextual Info: IDT79R3000 RISC CPU PROCESSOR • Supports concurrent refill and execution of instructions. • Partial word stores executed as read-modify-write operations. • 6 external interrupt inputs up to 64 different sources , 2 software interrupts, with single cycle latency to exception
|
OCR Scan
|
idt79r3000idt79r200032-bitmil-std-883+7144-pin172-pin79r3000idt 79r300079r3010r3000jalr harvard architecture
|
PDF
|