|
74LVC1G74
|
|
Philips Semiconductors
|
Single D-type flip-flop with set and reset, positive edge trigger |
Original |
PDF
|
102.85KB
|
19
|
|
74LVC1G74DC
|
|
NXP Semiconductors
|
Single D-type flip-flop with set and reset; positive edge trigger |
Original |
PDF
|
304.09KB
|
25
|
|
74LVC1G74DC
|
|
Philips Semiconductors
|
74LVC1G74, Single D-type flip-flop with set and reset, positive edge trigger |
Original |
PDF
|
102.84KB
|
19
|
|
74LVC1G74DC,125
|
|
NXP Semiconductors
|
74LVC1G74DC - Single D-type flip-flop with set and reset; positive edge trigger - Description: Single D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 280 @ 3.3 V MHz; Logic switching levels: TTL ; Output drive capability: +/- 24 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.5@3.3 V ns; Voltage: 1.65-5.5 V; Package: SOT765-1 (VSSOP8); Container: Reel Pack, Reverse, Reverse |
Original |
PDF
|
304.08KB
|
25
|
|
74LVC1G74DC,125
|
|
NXP Semiconductors
|
Single D-type flip-flop with set and reset; positive edge trigger - Description: Single D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 280 @ 3.3 V MHz; Logic switching levels: TTL ; Output drive capability: +/- 24 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.5@3.3 V ns; Voltage: 1.65-5.5 V; Package: SOT765-1 (VSSOP8); Container: Reel Pack, Reverse, Reverse |
Original |
PDF
|
108.89KB
|
21
|
|
74LVC1G74DC/C125
|
|
NXP Semiconductors
|
D FLIP-FLOP, LVC/LCX/Z SERIES |
Original |
PDF
|
868.66KB
|
|
|
74LVC1G74DC/C4H
|
|
Nexperia
|
IC FF D-TYPE SNGL 1BIT VSSOP8 |
Original |
PDF
|
868.66KB
|
|
|
74LVC1G74DC-G
|
|
NXP Semiconductors
|
74LVC1G74DC - Single D-type flip-flop with set and reset; positive edge trigger - Description: Single D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 280 @ 3.3 V MHz; Logic switching levels: TTL ; Output drive capability: +/- 24 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.5@3.3 V ns; Voltage: 1.65-5.5 V |
Original |
PDF
|
304.08KB
|
25
|
|
74LVC1G74DC-G
|
|
NXP Semiconductors
|
Single D-type flip-flop with set and reset; positive edge trigger - Description: Single D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 280 @ 3.3 V MHz; Logic switching levels: TTL ; Output drive capability: +/- 24 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.5@3.3 V ns; Voltage: 1.65-5.5 V |
Original |
PDF
|
108.89KB
|
21
|
|
74LVC1G74DC-Q100
|
|
NXP Semiconductors
|
Single D-type flip-flop with set and reset; positive edge trigger |
Original |
PDF
|
216.41KB
|
18
|
|
74LVC1G74DC-Q100125
|
|
NXP Semiconductors
|
D FLIP-FLOP, LVC/LCX/Z SERIES |
Original |
PDF
|
837.41KB
|
|
|
74LVC1G74DC-Q100H
|
|
NXP Semiconductors
|
74LVC1G74DC-Q100 - 74LVC1G74DC-Q100 - Single D-type flip-flop with set and reset; positive edge trigger |
Original |
PDF
|
216.42KB
|
18
|
|
74LVC1G74DC/S470,1
|
|
Nexperia
|
IC FF D-TYPE SNGL 1BIT |
Original |
PDF
|
868.66KB
|
|
|
74LVC1G74DP
|
|
NXP Semiconductors
|
Single D-type flip-flop with set and reset; positive edge trigger |
Original |
PDF
|
304.09KB
|
25
|
|
|
|
74LVC1G74DP
|
|
Philips Semiconductors
|
74LVC1G74, Single D-type flip-flop with set and reset, positive edge trigger |
Original |
PDF
|
102.84KB
|
19
|
|
74LVC1G74DP,125
|
|
NXP Semiconductors
|
74LVC1G74 - IC LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO8, 3 MM, PLASTIC, SOT-505-2, TSSOP-8, FF/Latch |
Original |
PDF
|
304.08KB
|
25
|
|
74LVC1G74DP,125
|
|
NXP Semiconductors
|
Single D-type flip-flop with set and reset; positive edge trigger - Description: Single D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 280 @ 3.3 V MHz; Logic switching levels: TTL ; Output drive capability: +/- 24 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.5@3.3 V ns; Voltage: 1.65-5.5 V; Package: SOT505-2 (TSSOP8); Container: Reel Pack, Reverse, Reverse |
Original |
PDF
|
108.89KB
|
21
|
|
74LVC1G74DP-G
|
|
NXP Semiconductors
|
74LVC1G74DP - Single D-type flip-flop with set and reset; positive edge trigger - Description: Single D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 280 @ 3.3 V MHz; Logic switching levels: TTL ; Output drive capability: +/- 24 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.5@3.3 V ns; Voltage: 1.65-5.5 V |
Original |
PDF
|
304.08KB
|
25
|
|
74LVC1G74DP-G
|
|
NXP Semiconductors
|
Single D-type flip-flop with set and reset; positive edge trigger - Description: Single D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 280 @ 3.3 V MHz; Logic switching levels: TTL ; Output drive capability: +/- 24 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.5@3.3 V ns; Voltage: 1.65-5.5 V |
Original |
PDF
|
108.89KB
|
21
|
|
74LVC1G74DP-Q100
|
|
NXP Semiconductors
|
Single D-type flip-flop with set and reset; positive edge trigger |
Original |
PDF
|
216.41KB
|
18
|