74LS589
Abstract: 74LS58 54LS58 SN74LS589
Contextual Info: TYPES SN54LS589, 74LS589 8-BIT SHIFT REGISTERS WITH INPUT LATCHES AND 3-STATE OUTPUT REVISED DECEMBER 1983 ! • 8-B it Parallel S torage Register Inputs S N 54LS 589 . . . J PACKAGE SN 74LS589 . . . J OR N PACKAGE S h ift Register has D irect Overriding Load and
|
OCR Scan
|
SN54LS589,
SN74LS589
74LS589
16-pin
74LS589
74LS58
54LS58
|
PDF
|
SN74LS589
Abstract: SN54LS589 SN74LS L4160
Contextual Info: TYPES SN54LS589, 74LS589 8-BIT SHIFT REGISTERS WITH INPUT LATCHES AND 3-STATE OUTPUT REVISED DECEMBER 1983 I • 8-Bit Parallel Storage Register Inputs SN 54LS589 . . . J PACKAGE SN 74LS589 . . J OR N PACKAGE Shift Register has Direct Overriding Load and
|
OCR Scan
|
SN54LS589,
SN74LS589
LS589
16-pin
sn54ls589
SN74LS589
SN54LS589
SN74LS
L4160
|
PDF
|
74ls580
Abstract: 74LS58 TFA 98... series J20A MM54HCT563J MM74HCT563J
Contextual Info: PRELIMINARY microCMOS MM54HCT563/MM74HCT563 TRI-STATE Octal D-Type Latch with Inverted Outputs General Description These high speed octal D-type latches utilize microCMOS Technology, 3.0 micron silicon gate N-well CMOS. They possess the high noise immunity and low power consump
|
OCR Scan
|
MM54HCT563/MM74HCT563
54HCT
150pF
74ls580
74LS58
TFA 98... series
J20A
MM54HCT563J
MM74HCT563J
|
PDF
|
74ls580
Abstract: 74LS58
Contextual Info: PRELIMINARY Semiconductor microCMOS MM54HCT563/MM74HCT563 TRI-STATE Octal D-Type Latch with Inverted Outputs G eneral Description These high speed octal D-type latches utilize microCMOS Technology, 3.0 micron silicon gate N-well CMOS. They possess the high noise immunity and low power consump
|
OCR Scan
|
MM54HCT563/MM74HCT563
MM54HCT563/MM74HCT563
mms4hct563/mm74hct563
150pF
150pP
74ls580
74LS58
|
PDF
|
