74LS114
Abstract: 74ls114d 74S114DC
Contextual Info: 114 C O N N E C T IO N D IA G R A M PINOUT A •01 ! .54S/74S114 54LS/74LS114 D I / ö H p 003 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP c5{T 1 4 ] Vcc k , T (With Common Clocks and Clears K, C P J i CO S pi Qi Qi Ji[ T n ] cp m D E S C R IP T IO N — The '114 features individual J, K and set inputs and com
|
OCR Scan
|
54s/74s11454ls/74ls11454/74ls54/74s+454/74l74ls11474ls114d74s114dc
|
PDF
|
FMK2
Abstract: 74LS114 54LS114DM 54S114DM 54S114FM 74LS114DC 74LS114FC 74LS114PC 74S114DC 74S114FC
Contextual Info: 114 CONNECTION DIAGRAM PIN O U T A 54S/74S114 54LS/74LS114 •Öl / f D \ t O 3 DUAL JK N E G A TIV E E D G E -T R IG G E R E D F L IP -F L O P Cd {T W ith C om m on C locks and Clears Ï 3 Vcc ETL K)[T Ki C P J i CD SD1 Qi Qi Ji |T n jc p Ü]K2 Soi[T DESCRIPTION— The '114 features individual J, K and set inputs and com
|
OCR Scan
|
54s/74s11454ls/74ls11454/74s54/74ls+10fmk274ls11454ls114dm54s114dm54s114fm74ls114dc74ls114fc74ls114pc74s114dc74s114fc
|
PDF
|
74LS114
Abstract: cpj2 8 pin dip j k flipflop ic
Contextual Info: ' NATIONAL SENICOND -CLOCICJ OSE D | b SO llS S 00^37^1 7 | 114 ~ F m -0 7 -0 7 CO NNECTIO N DIAGRAM PINOUT A 54S/74S114 54LS/74LS114 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP c 5 [T ETL Ki T (With Common Clocks and Clears K i CP J t CO Sd ) Qi Ji [ T Oi
|
OCR Scan
|
54s/74s11454ls/74ls11454/74s54/74ls+374ls114cpj28 pin dip j k flipflop ic
|
PDF
|
logos 4012B
Abstract: 1LB553 Rauland ETS-003 Silec Semiconductors MCP 7833 4057A transistor sr52 74c912 1TK552 74S485
Contextual Info: L p i > « , * S E m Ic O N VOLUM E 3 INTERNATIONAL INTEGRATED CIRCUITS INDEX 5th EDITION 1985 Revised June 1985 COMPILED AND PUBLISHED BY S E M IC O N IN D E X E S L IM IT E D THE SEMICON INDEX SERIES CONSISTS OF VOLUME 1 TRANSISTOR INDEX VOLUME 2 DIODE & SCR INDEX
|
OCR Scan
|
tda1510tda1510alogos 4012b1lb553+8rauland ets-003silec semiconductorsmcp 78334057atransistor sr5274c9121tk55274s485
|
PDF
|
