ls 7421
Abstract: logic gate 7421 AND 74LS21
Contextual Info: NATIONA L S E M C O N D {LOGIC} DEE D I LSQ115E DD^bSt, 1 I 21 T -< /3 -/!T CONNECTION DIAGRAMS PINOUT A 54/7421 54H/74H21 54LS/74LS21 DUAL 4-INPUT POSITIVE AND GATE ORDERING COPE: See Section 9 PIN PKGS OUT COMMERCIAL GRADE Vcc = +5.0 V ±5%, = 0°C to +70° C
|
OCR Scan
|
lsq115e54h/74h2154ls/74ls2174h21+774ls21pc74ls2174ls21fc74h21fc54h21dmls 7421logic gate 7421 and
|
PDF
|
74ls21p
Abstract: 7421 Dual 4-input AND gate 74LS21 74H21 7421 54H21DM 54H21FM 54LS21 54LS21FM 74LS21PC
Contextual Info: 21 C O N N E C T IO N D IA G R A M S P IN O U T A /5 4 /7 4 2 1 54H /74H 21 r / ^54LS/74LS21 ^^ DUAL 4-IN P U T POSITIVE AND GATE O R D E R IN G CO D E: See S e ctio n 9 PIN PKGS OUT C O M M E R C IA L G RADE M ILITA R Y G RADE V c c = + 5.0 V ±5%, T a = 0 °C to + 7 0 ° C
|
OCR Scan
|
54h/74h2154ls/74ls2174h2174ls21pc+874ls2154h21dm54ls2154ls21fm74ls21p7421 dual 4-input and gate742154h21fm
|
PDF
|
7421 AND gate
Abstract: 7421 74LS21 74LS21P 7421 Dual 4-input AND gate 74LS21PC 74LS21DC DC5421 54H21DM 54H21FM
Contextual Info: 21 CO NNECTIO N DIAGRAMS PINOUT A /5 4 /7 4 2 1 i/54H/74H21 r 54LS/74LS21 / m s t - ^ fo f/c a DUAL 4-IN P U T POSITIVE AND GATE ORDERING CODE: See Section 9 PIN PKGS OUT COMMERCIAL GRADE MILITARY GRADE Vcc = +5.0 V ±5%, T a = 0°C to +70° C Vcc = +5.0 V +10%,
|
OCR Scan
|
-i/54h/74h21-54ls/74ls2174h2174ls21pc74ls21+1054h21dm54ls2174h21fc7421 and gate742174ls21p7421 dual 4-input and gate74ls21dcdc542154h21fm
|
PDF
|
logos 4012B
Abstract: 1LB553 Rauland ETS-003 Silec Semiconductors MCP 7833 4057A transistor sr52 74c912 1TK552 74S485
Contextual Info: L p i > « , * S E m Ic O N VOLUM E 3 INTERNATIONAL INTEGRATED CIRCUITS INDEX 5th EDITION 1985 Revised June 1985 COMPILED AND PUBLISHED BY S E M IC O N IN D E X E S L IM IT E D THE SEMICON INDEX SERIES CONSISTS OF VOLUME 1 TRANSISTOR INDEX VOLUME 2 DIODE & SCR INDEX
|
OCR Scan
|
tda1510tda1510alogos 4012b1lb553+8rauland ets-003silec semiconductorsmcp 78334057atransistor sr5274c9121tk55274s485
|
PDF
|
