74AUP2G240DC Search Results
74AUP2G240DC Result Highlights (1)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
SN74AUP2G240DCUR |
![]() |
Low-Power Dual Buffer/Driver With 3-State Outputs 8-VSSOP -40 to 85 |
![]() |
![]() |
74AUP2G240DC Datasheets (4)
Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
---|---|---|---|---|---|---|---|
74AUP2G240DC |
![]() |
Low-power dual inverting buffer/line driver; 3-state | Original | 100.85KB | 20 | ||
74AUP2G240DC |
![]() |
74AUP2G240 - IC AUP/ULP/V SERIES, DUAL 1-BIT DRIVER, INVERTED OUTPUT, PDSO8, 2.30 MM, PLASTIC, MO-187, SOT765-1, VSSOP-8, Bus Driver/Transceiver | Original | 304.48KB | 25 | ||
74AUP2G240DC,125 |
![]() |
Low-power dual inverting buffer/line driver; 3-state; Package: SOT765-1 (VSSOP8); Container: Reel Pack, Reverse, Reverse | Original | 100.85KB | 20 | ||
74AUP2G240DC,125 |
![]() |
74AUP2G240 - IC AUP/ULP/V SERIES, DUAL 1-BIT DRIVER, INVERTED OUTPUT, PDSO8, 2.30 MM, PLASTIC, MO-187, SOT765-1, VSSOP-8, Bus Driver/Transceiver | Original | 304.48KB | 25 |
74AUP2G240DC Price and Stock
Texas Instruments SN74AUP2G240DCURBuffers & Line Drivers Low-Power Dual Buffe r/Driver |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
SN74AUP2G240DCUR | 5,280 |
|
Buy Now | |||||||
Nexperia 74AUP2G240DC,125Buffers & Line Drivers SOT765-1 DUAL INVRT BFFR/DRVR |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
74AUP2G240DC,125 |
|
Get Quote | ||||||||
![]() |
74AUP2G240DC,125 | 15,688 | 2,052 |
|
Buy Now | ||||||
![]() |
74AUP2G240DC,125 | Reel | 3,000 |
|
Buy Now |
74AUP2G240DC Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
74AUP2G240
Abstract: 74AUP2G240DC 74AUP2G240GT JESD22-A114E JESD78
|
Original |
74AUP2G240 74AUP2G240 74AUP2G240DC 74AUP2G240GT JESD22-A114E JESD78 | |
74AUP2G240
Abstract: 74AUP2G240DC 74AUP2G240GT JESD22-A114E JESD78
|
Original |
74AUP2G240 74AUP2G240 74AUP2G240DC 74AUP2G240GT JESD22-A114E JESD78 | |
Contextual Info: 74AUP2G240 Low-power dual inverting buffer/line driver; 3-state Rev. 01 — 6 October 2006 Product data sheet 1. General description The 74AUP2G240 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. |
Original |
74AUP2G240 74AUP2G240 The18 | |
74AUP2G240
Abstract: 74AUP2G240DC 74AUP2G240GT JESD78
|
Original |
74AUP2G240 74AUP2G240 74AUP2G240DC 74AUP2G240GT JESD78 | |
Contextual Info: 74AUP2G240 Low-power dual inverting buffer/line driver; 3-state Rev. 8 — 24 January 2013 Product data sheet 1. General description The 74AUP2G240 provides the dual inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input nOE . A HIGH level at pin nOE |
Original |
74AUP2G240 74AUP2G240 | |
Contextual Info: 74AUP2G240 Low-power dual inverting buffer/line driver; 3-state Rev. 7 — 6 June 2012 Product data sheet 1. General description The 74AUP2G240 provides the dual inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input nOE . A HIGH level at pin nOE |
Original |
74AUP2G240 74AUP2G240 | |
Contextual Info: 74AUP2G240 Low-power dual inverting buffer/line driver; 3-state Rev. 6 — 5 December 2011 Product data sheet 1. General description The 74AUP2G240 provides the dual inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input nOE . A HIGH level at pin nOE |
Original |
74AUP2G240 74AUP2G240 | |
74AUP2G240
Abstract: 74AUP2G240DC 74AUP2G240GM 74AUP2G240GT JESD22-A114D JESD78
|
Original |
74AUP2G240 74AUP2G240 74AUP2G240DC 74AUP2G240GM 74AUP2G240GT JESD22-A114D JESD78 | |
NC7WZ240K8X
Abstract: 74AUP2G240 74LVC2G240 NC7WZ240 SN74AUC2G240 SN74AUP2G240 SN74LVC2G240 Silego Technology dual inverting schmitt-trigger
|
Original |
SLG74LB2G240 000-0074LB2G240-11 NC7WZ240K8X 74AUP2G240 74LVC2G240 NC7WZ240 SN74AUC2G240 SN74AUP2G240 SN74LVC2G240 Silego Technology dual inverting schmitt-trigger | |
Contextual Info: 74AUP2G240 Low-power dual inverting buffer/line driver; 3-state Rev. 7 — 6 June 2012 Product data sheet 1. General description The 74AUP2G240 provides the dual inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input nOE . A HIGH level at pin nOE |
Original |
74AUP2G240 74AUP2G240 |