64T3256B Search Results

Contextual Info: H ig h p e r f o r m a n c e 2 5 6 / 5 12 K b y te 3.3V C ac h e m o d u le s •■ | A S 7 M 6 4 T 3 2 5 6 A A sync A S 7 M 6 4 T 3 5 1 2 A A sync R i.rct A S7M 64T3256B B u rst A S 7 M 6 4 T 3 5 1 2B B u rst Low voltage 2 5 6 /5 1 2 KByte cache modules w ith tag

TAG 240 400

Abstract: CELP2X80 TI06
Contextual Info: Pipelined Burst Synchronous 64 -bit Cache M o d u l e | A S7M 64U 3B Series Logic Block Diagram Features ♦ 64-bit 3.3V pipelined burst data ADSC CADV CADS CCS GWE BWE OE CLKO ♦ High speed: 6/7 ns clock access time ♦ Low power - A18 -► CE2 CE2

us8k

Abstract: d1272
Contextual Info: AS7M64T3256A AS7M64T3512A 64T3256B AS7M64T3512B B Cache Modules Async Async Burst Burst Low Voltage 256/512 KByte Cache Modules with Tag PRELIMINARY ASYNCHRONOUS VERSIONS FEATURES 64-bit 3.3V asynchronous data PIN D I A G R A M a s y n c • 5V tolerant I/O specification

I007

Abstract: ST d63
Contextual Info: H ij>li | n- r I >i 11 il 11 ( i 2S6/S I l Kh\le i\ ( ' " lu " " , hl 1" I|l Im\ u iJiiijjL 2 S6 / S I l K 15y le c m lir i n n d u u il li luij Preliminary (asynchronous versions only) Logic block diagram Features • 6 4-b it 3.3V asy n chro no u s data

64T3A

Contextual Info: Pipelined Burst S y n c h r o n o u s | A S7M 64T3B Series 64 - bi t C a c h e M o d u l e Features Logic Block Diagram ♦ 64-bit 3.3V pipelined burst data ♦ 8-bit 5V asynchronous tag \ •wrE: 256KB o o A18 ADSC -► ADSC CADV - ► ADSP ♦ High speed: 6/7 ns clock access time